A power-aware adaptive routing scheme for network on a chip

NoC (Network on a chip) is being proposed as a scalable and reusable communication platform for future SoC (System on a chip) applications. Power is a critical issue in interconnection network design, driven by power-related design constraints, such as power distribution optimization and thermal protection design, especially when network becomes huge. In this work, we present an on-chip routing scheme based on a new power model and dynamic XY routing algorithm, which can adapt routing decision based on power conditions, optimize power distribution and avoid hotspots occurring in the network. To verify the routing scheme, a SystemC-based NoC(Mesh4times4) simulator is built. Experiments demonstrate the proposed routing scheme can effectively regulate network power distribution to meet power balance requirement (maximum and variance of power can decrease by 8.1% and 21.1% at best respectively) with negligible network performance penalty.

[1]  Chita R. Das,et al.  Efficient fully adaptive wormhole routing in n-dimensional meshes , 1994, 14th International Conference on Distributed Computing Systems.

[2]  Sharad Malik,et al.  Orion: a power-performance simulator for interconnection networks , 2002, 35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings..

[3]  Lionel M. Ni,et al.  The Turn Model for Adaptive Routing , 1992, [1992] Proceedings the 19th Annual International Symposium on Computer Architecture.

[4]  Ming Li,et al.  DyXY - a proximity congestion-aware deadlock-free dynamic routing method for network on chip , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[5]  Li Shang,et al.  PowerHerd: dynamic satisfaction of peak power constraints in interconnection networks , 2003, ICS '03.