Variability Effects in Nanowire and Macaroni MOSFETs—Part II: Random Telegraph Noise

In this article and in its Part I, we investigate variability effects on the threshold voltage of nanowire (NW) and Macaroni devices, focusing on random dopant fluctuations and random telegraph noise (RTN) and assessing their dependencies on device radius, channel length, and doping. In this article, we address variability induced by RTN, showing that the slope of the exponential distribution follows different dependencies with respect to planar devices. We highlight the strong sensitivity of the Macaroni devices to traps at the filler-oxide interface, discussing the dependence. Finally, accumulation-mode devices are addressed, showing that they allow to achieve a lower RTN in NWs but a worse one in the Macaroni devices.

[1]  Charles M. Lieber,et al.  High Performance Silicon Nanowire Field Effect Transistors , 2003 .

[2]  Y. Iwata,et al.  Optimal Integration and Characteristics of Vertical Array Devices for Ultra-High Density, Bit-Cost Scalable Flash Memory , 2007, 2007 IEEE International Electron Devices Meeting.

[3]  C. Hu,et al.  Random telegraph noise in flash memories - model and technology scaling , 2007, 2007 IEEE International Electron Devices Meeting.

[4]  Y. Iwata,et al.  Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory , 2007, 2007 IEEE Symposium on VLSI Technology.

[5]  A.L. Lacaita,et al.  Statistical Model for Random Telegraph Noise in Flash Memories , 2008, IEEE Transactions on Electron Devices.

[6]  Hyungcheol Shin,et al.  Random Telegraph Noise in n-type and p-type silicon nanowire transistors , 2008, 2008 IEEE International Electron Devices Meeting.

[7]  A. Visconti,et al.  Comprehensive Analysis of Random Telegraph Noise Instability and Its Scaling in Deca–Nanometer Flash Memories , 2009, IEEE Transactions on Electron Devices.

[8]  A. Asenov,et al.  Current Variability in Si Nanowire MOSFETs Due to Random Dopants in the Source/Drain Regions: A Fully 3-D NEGF Simulation Study , 2009, IEEE Transactions on Electron Devices.

[9]  Takashi Maeda,et al.  Optimal device structure for Pipe-shaped BiCS Flash memory for ultra high density storage device with excellent performance and reliability , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[10]  A. Teramoto,et al.  Accurate Time Constant of Random Telegraph Signal Extracted by a Sufficient Long Time Measurement in Very Large-Scale Array TEG , 2009, 2009 IEEE International Conference on Microelectronic Test Structures.

[11]  Chi-Woo Lee,et al.  Nanowire transistors without junctions. , 2010, Nature nanotechnology.

[12]  G. Jin,et al.  Temperature Dependent Study of Random Telegraph Noise in Gate-All-Around PMOS Silicon Nanowire Field-Effect Transistors , 2010, IEEE Transactions on Nanotechnology.

[13]  K. Takeuchi,et al.  Statistical characterization of trap position, energy, amplitude and time constants by RTN measurement of multiple individual traps , 2010, 2010 International Electron Devices Meeting.

[14]  Christian Monzio Compagnoni,et al.  Comprehensive Investigation of Statistical Effects in Nitride Memories—Part I: Physics-Based Modeling , 2010, IEEE Transactions on Electron Devices.

[15]  A. Kranti,et al.  Junctionless nanowire transistor (JNT): Properties and design guidelines , 2010, 2010 Proceedings of the European Solid State Device Research Conference.

[16]  T. Grasser,et al.  Time-dependent defect spectroscopy for characterization of border traps in metal-oxide-semiconductor transistors , 2010 .

[17]  A. Asenov,et al.  Quantum-Transport Study on the Impact of Channel Length and Cross Sections on Variability Induced by Random Discrete Dopants in Narrow Gate-All-Around Silicon Nanowire Transistors , 2011, IEEE Transactions on Electron Devices.

[18]  R. Degraeve,et al.  Statistical characterization of current paths in narrow poly-Si channels , 2011, 2011 International Electron Devices Meeting.

[19]  Ru Huang,et al.  New understanding of the statistics of random telegraph noise in Si nanowire transistors - the role of quantum confinement and non-stationary effects , 2011, 2011 International Electron Devices Meeting.

[20]  A. Gnudi,et al.  Analysis of Threshold Voltage Variability Due to Random Dopant Fluctuations in Junctionless FETs , 2012, IEEE Electron Device Letters.

[21]  Chilhee Chung,et al.  Intrinsic fluctuations in Vertical NAND flash memories , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[22]  A. Lacaita,et al.  Investigation of the RTN Distribution of Nanoscale MOS Devices From Subthreshold to On-State , 2013, IEEE Electron Device Letters.

[23]  J. Van Houdt,et al.  Analysis of performance/variability trade-off in Macaroni-type 3-D NAND memory , 2014, 2014 IEEE 6th International Memory Workshop (IMW).

[24]  V. Rao,et al.  Metal-Gate Granularity-Induced Threshold Voltage Variability and Mismatch in Si Gate-All-Around Nanowire n-MOSFETs , 2014, IEEE Transactions on Electron Devices.

[25]  T. Numata,et al.  Systematic study of RTN in nanowire transistor and enhanced RTN by hot carrier injection and negative bias temperature instability , 2014, 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers.

[26]  T. Grasser,et al.  On the microscopic structure of hole traps in pMOSFETs , 2014, 2014 IEEE International Electron Devices Meeting.

[27]  Daewoong Kang,et al.  A new approach for trap analysis of vertical NAND flash cell using RTN characteristics , 2014, 2014 IEEE International Electron Devices Meeting.

[28]  Y. Kamakura,et al.  Source-induced RDF overwhelms RTN in nanowire transistor: Statistical analysis with full device EMC/MD simulation accelerated by GPU computing , 2014, 2014 IEEE International Electron Devices Meeting.

[29]  A. Lucibello,et al.  Variability of the Drain Current in Junctionless Nanotransistors Induced by Random Dopant Fluctuation , 2014, IEEE Transactions on Electron Devices.

[30]  Jun-Sik Yoon,et al.  Statistical variability study of random dopant fluctuation on gate-all-around inversion-mode silicon nanowire field-effect transistors , 2015 .

[31]  V. Rao,et al.  Random Dopant Fluctuation Induced Variability in Undoped Channel Si Gate all Around Nanowire n-MOSFET , 2015, IEEE Transactions on Electron Devices.

[32]  Carmine Miccoli,et al.  Cycling pattern and read/bake conditions dependence of random telegraph noise in decananometer NAND flash arrays , 2015, 2015 IEEE International Reliability Physics Symposium.

[33]  Paolo Cappelletti,et al.  Non volatile memory evolution and revolution , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[34]  A. Asenov,et al.  Experimental evidences and simulations of trap generation along a percolation path , 2015, 2015 45th European Solid State Device Research Conference (ESSDERC).

[35]  Chieh-Yang Chen,et al.  Process variation effect, metal-gate work-function fluctuation and random dopant fluctuation of 10-nm gate-all-around silicon nanowire MOSFET devices , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[36]  Carmine Miccoli,et al.  Time dependent threshold-voltage fluctuations in NAND flash memories: From basic physics to impact on array operation , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[37]  A. Asenov,et al.  New approach for understanding “random device physics” from channel percolation perspectives: Statistical simulations, key factors and experimental results , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[38]  Chih-Yuan Lu,et al.  A Monte Carlo simulation method to predict large-density NAND product memory window from small-array test element group (TEG) verified on a 3D NAND Flash test chip , 2016, 2016 IEEE Symposium on VLSI Technology.

[39]  S. Nakagawa,et al.  Growth of epitaxial silicon nanowires on a Si substrate by a metal-catalyst-free process , 2016, Scientific Reports.

[40]  Chih-Yuan Lu,et al.  Poly-Silicon Trap Position and Pass Voltage Effects on RTN Amplitude in a Vertical NAND Flash Cell String , 2016, IEEE Electron Device Letters.

[41]  Christian Monzio Compagnoni,et al.  A Semi-Analytical Model for Macaroni MOSFETs With Application to Vertical Flash Memories , 2016, IEEE Transactions on Electron Devices.

[42]  G. Rzepa,et al.  Vertically stacked nanowire MOSFETs for sub-10nm nodes: Advanced topography, device, variability, and reliability simulations , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[43]  B. Cheng,et al.  Variability-aware TCAD based design-technology co-optimization platform for 7nm node nanowire and beyond , 2016, 2016 IEEE Symposium on VLSI Technology.

[44]  A. Hikavyy,et al.  Experimental and theoretical verification of channel conductivity degradation due to grain boundaries and defects in 3D NAND , 2017, 2017 IEEE International Electron Devices Meeting (IEDM).

[45]  B. Kaczer,et al.  Benchmarking time-dependent variability of junctionless nanowire FETs , 2017, 2017 IEEE International Reliability Physics Symposium (IRPS).

[46]  G. M. Paolucci,et al.  Impact of temperature on the amplitude of RTN fluctuations in 3-D NAND flash cells , 2017, 2017 IEEE International Electron Devices Meeting (IEDM).

[47]  Statistical analyses of random telegraph noise amplitude in ultra-narrow (deep sub-10nm) silicon nanowire transistors , 2017, 2017 Symposium on VLSI Technology.

[48]  Carmine Miccoli,et al.  Temperature Effects in NAND Flash Memories: A Comparison Between 2-D and 3-D Arrays , 2017, IEEE Electron Device Letters.

[49]  A. Hikavyy,et al.  First demonstration of monocrystalline silicon macaroni channel for 3-D NAND memory devices , 2018, 2018 IEEE Symposium on VLSI Technology.

[50]  A. Spinelli,et al.  Impact of Cycling on Random Telegraph Noise in 3-D NAND Flash Arrays , 2018, IEEE Electron Device Letters.

[51]  Yuelin Wang,et al.  Wafer-level and highly controllable fabricated silicon nanowire transistor arrays on (111) silicon-on-insulator (SOI) wafers for highly sensitive detection in liquid and gaseous environments , 2018, Nano Research.

[52]  G. M. Paolucci,et al.  Characterization and Modeling of Temperature Effects in 3-D NAND Flash Arrays—Part II: Random Telegraph Noise , 2018, IEEE Transactions on Electron Devices.

[53]  Andrea L. Lacaita,et al.  Random Dopant Fluctuation and Random Telegraph Noise in Nanowire and Macaroni MOSFETs , 2018, 2018 48th European Solid-State Device Research Conference (ESSDERC).

[54]  T. Hook,et al.  3-D LER and RDF Matching Performance of Nanowire FETs in Inversion, Accumulation, and Junctionless Modes , 2018, IEEE Transactions on Electron Devices.

[55]  K. Kalna,et al.  Impact of Gate Edge Roughness Variability on FinFET and Gate-All-Around Nanowire FET , 2019, IEEE Electron Device Letters.

[56]  H. Aochi,et al.  Metal-Assisted Solid-Phase Crystallization Process for Vertical Monocrystalline Si Channel in 3D Flash Memory , 2019, 2019 IEEE International Electron Devices Meeting (IEDM).

[57]  A. Spinelli,et al.  Investigation of the temperature dependence of random telegraph noise fluctuations in nanoscale polysilicon-channel 3-D Flash cells , 2019, Solid-State Electronics.

[58]  Chih-Yuan Lu,et al.  Advantage of Extremely-thin Body (Tsi~3nm) Device to Boost the Memory Window for 3D NAND Flash , 2019, 2019 Symposium on VLSI Technology.

[59]  A. Lacaita,et al.  Variability Effects in Nanowire and Macaroni MOSFETs—Part I: Random Dopant Fluctuations , 2020, IEEE Transactions on Electron Devices.