Reducing test application time, test data volume and test power through Virtual Chain Partition

A new scan approach is described, named 'Virtual Chain Partition' (VCP) architecture, capable of substantially reducing the test application time, test data volume and test power. The VCP architecture maintains the original scan cell order. A simple procedure is proposed, which uses the scan test set generated for the original circuit to determine the maximum reduction in test cycles obtainable with the architecture and to select the most suitable configuration for each circuit. The experiments carried out with the ISCAS 89 benchmarks show that the VCP architecture allows considerable reductions to be achieved both for single and multiple scan chain circuits.

[1]  Ozgur Sinanoglu.  Low Cost Scan Test by Test Correlation Utilization , 2007, Journal of Computer Science and Technology.

[2]  Melvin A. Breuer,et al.  Optimal Sequencing of Scan l%egiste!rs* , 1992 .

[3]  Ahmad A. Al-Yamani,et al.  Segmented addressable scan architecture , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).

[4]  Janak H. Patel,et al.  Reducing test application time for full scan embedded cores , 1999, Digest of Papers. Twenty-Ninth Annual International Symposium on Fault-Tolerant Computing (Cat. No.99CB36352).

[5]  Emil M. Petriu,et al.  Space Compactor Design in VLSI Circuits Based on Graph Theoretic Concepts , 2005, IMTC 2005.

[6]  Kozo Kinoshita,et al.  Reduced scan shift: a new testing method for sequential circuits , 1994, Proceedings., International Test Conference.

[7]  Nur A. Touba,et al.  Deterministic Test Vector Compression/Decompression for Systems-on-a-Chip Using an Embedded Processor , 2002, J. Electron. Test..

[8]  Melvin A. Breuer,et al.  Optimal Seguencing of Scan Registers , 1992, Proceedings International Test Conference 1992.

[9]  Kuen-Jong Lee,et al.  Test pattern generation and clock disabling for simultaneous test time and power reduction , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Dong Sam Ha,et al.  HOPE: an efficient parallel fault simulator for synchronous sequential circuits , 1992, DAC '92.

[11]  J. M. Solana,et al.  Limited maximum fault-multiplicity diagnosis procedure for scan designs , 2000 .

[12]  Rohit Kapur,et al.  Changing the scan enable during shift , 2004, 22nd IEEE VLSI Test Symposium, 2004. Proceedings..

[13]  Jau-Shien Chang,et al.  A test clock reduction method for scan-designed circuits , 1994, Proceedings., International Test Conference.

[14]  J. M. Solana,et al.  PASE-scan design: a new full-scan structure to reduce test application time , 1999 .

[15]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[16]  Yuzo Takamatsu,et al.  Test cost reduction for logic circuits: Reduction of test data volume and test application time , 2005 .

[17]  A. Hlawiczka,et al.  Low Hardware Overhead Deterministic Logic BIST with Zero-Aliasing , 2001 .

[18]  Thomas W. Williams,et al.  A logic design structure for LSI testability , 1977, DAC '77.

[19]  Ozgur Sinanoglu,et al.  Test data manipulation techniques for energy-frugal, rapid scan test , 2003, 2003 Test Symposium.

[20]  Dhiraj K. Pradhan,et al.  A design for testability scheme to reduce test application time in full scan , 1992, Digest of Papers. 1992 IEEE VLSI Test Symposium.

[21]  Nur A. Touba,et al.  Synthesis of zero-aliasing elementary-tree space compactors , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[22]  Irith Pomeranz,et al.  Static Test Compaction for Scan-Based Designs to Reduce Test Application Time , 2000, J. Electron. Test..

[23]  John P. Hayes,et al.  Zero-aliasing space compaction of test responses using multiple parity signatures , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[24]  Melvin A. Breuer,et al.  Reconfiguration techniques for a single scan chain , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[25]  Dipanwita Roy Chowdhury,et al.  An Efficient Scan Tree Design for Compact Test Pattern Set , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[26]  Ozgur Sinanoglu,et al.  A novel scan architecture for power-efficient, rapid test [sequential circuits] , 2002, IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002..

[27]  Patrick Girard,et al.  An efficient scan tree design for test time reduction , 2004, Proceedings. Ninth IEEE European Test Symposium, 2004. ETS 2004..

[28]  Nur A. Touba,et al.  Virtual scan chains: a means for reducing scan length in cores , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[29]  Melvin A. Breuer,et al.  Optimal Configuring of Multiple Scan Chains , 1993, IEEE Trans. Computers.

[30]  Yuzo Takamatsu,et al.  Test cost reduction for logic circuits: Reduction of test data volume and test application time , 2005, Systems and Computers in Japan.

[31]  Sarita Thakar,et al.  On the generation of test patterns for combinational circuits , 1993 .

[32]  Ozgur Sinanoglu,et al.  A novel scan architecture for power-efficient, rapid test , 2002, ICCAD 2002.

[33]  P. Rosinger,et al.  Analysing trade-offs in scan power and test data compression for systems-on-a-chip : Low-power systems-on-chip , 2002 .

[34]  Nur A. Touba,et al.  Test vector decompression via cyclical scan chains and its application to testing core-based designs , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[35]  Akihiro Yamamoto,et al.  Parity-scan design to reduce the cost of test application , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..