A Novel Sensing Circuit for Deep Submicron Spin Transfer Torque MRAM (STT-MRAM)
暂无分享,去创建一个
Seong-Ook Jung | Kyungho Ryu | Seung H. Kang | Jisu Kim | Seung-Hyuk Kang | Kyungho Ryu | Jisu Kim | Seong-ook Jung
[1] S. Ikeda,et al. 2 Mb SPRAM (SPin-Transfer Torque RAM) With Bit-by-Bit Bi-Directional Current Write and Parallelizing-Direction Current Read , 2008, IEEE Journal of Solid-State Circuits.
[2] T. Nirschl,et al. Yield and speed optimization of a latch-type voltage sense amplifier , 2004, IEEE Journal of Solid-State Circuits.
[3] Debdeep Mukhopadhyay,et al. Scan Based Side Channel Attacks on Stream Ciphers and Their Counter-Measures , 2008, INDOCRYPT.
[4] Kinam Kim,et al. A 0.24/spl mu/m 2.0V 1T1MTJ 16kb NV magnetoresistance RAM with self reference sensing , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[5] Ramesh Karri,et al. Scan Based Side Channel Attack on Data Encryption Standard , 2004, IACR Cryptol. ePrint Arch..
[6] M. Hosomi,et al. A novel nonvolatile memory with spin torque transfer magnetization switching: spin-ram , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..
[7] Shoji Ikeda,et al. 2Mb Spin-Transfer Torque RAM (SPRAM) with Bit-by-Bit Bidirectional Current Write and Parallelizing-Direction Current Read , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[8] Ramesh Karri,et al. Secure scan: a design-for-test architecture for crypto chips , 2005, Proceedings. 42nd Design Automation Conference, 2005..
[9] Nozomu Togawa,et al. Scan-based attack against elliptic curve cryptosystems , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).
[10] H. Ohno,et al. A novel SPRAM (SPin-transfer torque RAM) with a synthetic ferrimagnetic free layer for higher immunity to read disturbance and reducing write-current dispersion , 2007, 2007 IEEE Symposium on VLSI Technology.
[11] Seong-Ook Jung,et al. Numerical Estimation of Yield in Sub-100-nm SRAM Design Using Monte Carlo Simulation , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.
[12] H. Hoenigschmid,et al. A 16-Mb MRAM featuring bootstrapped write drivers , 2005, IEEE Journal of Solid-State Circuits.
[13] Takayuki Kawahara,et al. SPRAM (SPin-transfer torque RAM) design and its impact on digital systems , 2007, 2007 14th IEEE International Conference on Electronics, Circuits and Systems.
[14] H. Hoenigschmid,et al. A high-speed 128-kb MRAM core for future universal memory applications , 2004, IEEE Journal of Solid-State Circuits.
[15] M. Kund,et al. A Perpendicular Spin Torque Switching based MRAM for the 28 nm Technology Node , 2007, 2007 IEEE International Electron Devices Meeting.
[16] H. Hoenigschmid,et al. A high-speed 128 Kbit MRAM core for future universal memory applications , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).