The fundamental problem in high speed communication is that it suffers a lot of signal integrity issues due to dispersion (caused by dielectric variation with angular frequency), reflection (S11) , and insertion losses (S12) of the channel made of copper. When a pulse width τ with magnitude V0 is driven through a lossy channel, we observe a reduction in magnitude (due to S12 and S11) and an increase in pulse width (due to dispersion). It causes different values of skin effect and dielectric loss leading to different effective resistance at each segment as the pulse moves through the channel. This impedance mismatch generates reflection noise, which makes the identification of the received signal difficult at the receiver. Modeling of such a complex situation and reconstruction of a high speed signal driven through a lossy channel remain an open problem for the research community. This work unveils a method of designing a system that can renovate a square wave pulse of 40 ps or less (corresponding to a data rate of 25 Gbit/s or more) after sending the same over a lossy channel from transmitter to receiver. The received noisy signal (Signal-A) is sent through a RC circuit to obtain a different delayed signal (Signal-B). Both the signals are then applied to the two terminals of a comparator. The difference, ∆(t), between Signal-A and Signal-B is measured and it is witnessed that the voltage difference (φ) of two consecutive maximum peaks of ∆(t) actually provides us with a better way to determine the design criteria of threshold voltage, VT , of the comparator for the reconstruction of the square pulse. It helps to eliminate the needless oscillations at the output of the comparator. The design of a threshold voltage depends fully on the channel properties.
[1]
S. Seki,et al.
On-Chip Pulse Transmission in Very High Speed LSI/VLSIS
,
1984
.
[2]
Daniel C. Edelstein,et al.
On-chip wiring design challenges for gigahertz operation
,
2001,
Proc. IEEE.
[3]
Jae-Sun Seo.
High-Speed and Low-Energy On-Chip Communication Circuits.
,
2010
.
[4]
Simon James Hollis,et al.
Pulse-based, on-chip interconnect
,
2007
.
[5]
Stephen H. Hall,et al.
Advanced Signal Integrity for High-Speed Digital Designs
,
2009
.
[6]
John F. McDonald,et al.
High Speed On-chip Interconnect Modeling and Reliability Assessment
,
2006
.
[7]
Martin H. Graham,et al.
Book Review: High-Speed Digital Design: A Handbook of Black Magic by Howard W. Johnson and Martin Graham: (Prentice-Hall, 1993)
,
1993,
CARN.
[8]
B.K. Bhattacharyya,et al.
Can we ever send 25-100 Gb/sec signals over 24" line length of printed circuit board and still have mVolt signal at the receiver?
,
2004,
Electrical Performance of Electronic Packaging - 2004.
[9]
Hannu Tenhunen,et al.
Analytical model for crosstalk and intersymbol interference in point-to-point buses
,
2006,
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.