A Ka Band, Static, MCML Frequency Divider, in Standard 90nm-CMOS LP for 60 GHz Applications

This paper presents a broadband, static, 2:1 frequency divider in a bulk 90 nm CMOS LP (low-power) technology with maximum operating frequency of 35.5 GHz. The divider exhibits an enhanced input sensitivity, below 0 dBm, over a broad input range of 31 GHz and consumes 24 mA from a 1.2 V supply. The phase noise of the divider is -124.6 dBc/Hz at 1 MHz offset from the carrier.

[1]  B. Razavi,et al.  A 40-GHz frequency divider in 0.18-/spl mu/m CMOS technology , 2003, IEEE Journal of Solid-State Circuits.

[2]  Jri Lee,et al.  A 40-GHz frequency divider in 0.18-/spl mu/m CMOS technology , 2004, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[3]  A. Vladimirescu,et al.  A 34GHz/1V prescaler in 90nm CMOS SOI , 2005, Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005..

[4]  H.-D. Wohlmuth,et al.  A high sensitivity static 2:1 frequency divider up to 27GHz in 120nm CMOS , 2002, Proceedings of the 28th European Solid-State Circuits Conference.

[5]  Herbert Knapp,et al.  17.9 25GHz Static Frequency Divider and 25Gb/s Multiplexer in 0.12µm CMOS , 2002 .

[6]  M. Tiebout,et al.  A 50 GHz direct injection locked oscillator topology as low power frequency divider in 0.13 /spl mu/m CMOS , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[7]  Jonghae Kim,et al.  Performance Variations of a 66GHz Static CML Divider in 90nm CMOS , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[8]  Wei-Zen Chen,et al.  A 90 dBΩ, 10 Gbps Optical Receiver in a 0.18 μm CMOS Technology , 2005, 2005 IEEE Asian Solid-State Circuits Conference.