SIMON Says, Break the Area Records for Symmetric Key Block Ciphers on FPGAs

While AES is extensively in use in a number of applications, its area cost limits its deployment in resource constrained platforms. In this paper, we have implemented SIMON, a recent promising low-cost alternative of AES on reconfigurable platforms. The Feistel network, the construction of the round function and the key generation of SIMON, enables bit-serial hardware architectures which can significantly reduce the cost. Moreover, encryption and decryption can be done using the same hardware. The results show that with an equivalent security level, SIMON is 86% smaller than AES, 70% smaller than PRESENT (a standardized low-cost AES alternative), and its smallest hardware architecture only costs 36 slices (72 LUTs, 30 registers). To our best knowledge, this work sets the new area records as we propose the hardware architecture of the smallest block cipher ever published on FPGAs at 128-bit level of security. Therefore, SIMON is a strong alternative to AES for low-cost FPGA based applications.

[1]  Ricardo Chaves,et al.  Compact CLEFIA Implementation on FPGAS , 2011, 2011 21st International Conference on Field Programmable Logic and Applications.

[2]  Kris Gaj,et al.  Comparison of FPGA-Targeted Hardware Implementations of eSTREAM Stream Cipher Candidates , 2008 .

[3]  M. Feldhofer.  An authentication protocol in a security layer for RFID smart tags , 2004, Proceedings of the 12th IEEE Mediterranean Electrotechnical Conference (IEEE Cat. No.04CH37521).

[4]  F.-X. Standaert,et al.  FPGA Implementation(s) of a Scalable Encryption Algorithm , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Jens-Peter Kaps,et al.  Lightweight Cryptography for FPGAs , 2009, 2009 International Conference on Reconfigurable Computing and FPGAs.

[6]  Jean-Jacques Quisquater,et al.  FPGA implementations of the ICEBERG block cipher , 2005, International Conference on Information Technology: Coding and Computing (ITCC'05) - Volume II.

[7]  Jens-Peter Kaps,et al.  Chai-Tea, Cryptographic Hardware Implementations of xTEA , 2008, INDOCRYPT.

[8]  Abdulhadi Shoufan,et al.  Compact AES-Based Architecture for Symmetric Encryption, Hash Function, and Random Number Generation , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[9]  Jason Smith,et al.  The SIMON and SPECK Families of Lightweight Block Ciphers , 2013, IACR Cryptol. ePrint Arch..

[10]  Sead Muftic,et al.  SAMSON: Secure access for medical smart cards over networks , 2010, 2010 IEEE International Symposium on "A World of Wireless, Mobile and Multimedia Networks" (WoWMoM).

[11]  Jean-Jacques Quisquater,et al.  FPGA Implementations of eSTREAM Phase-2 Focus Candidates with Hardware Profile , 2007 .

[12]  Tim Good,et al.  AES on FPGA from the Fastest to the Smallest , 2005, CHES.

[13]  Guochu Shou,et al.  High Throughput, Pipelined Implementation of AES on FPGA , 2009, 2009 International Symposium on Information Engineering and Electronic Commerce.

[14]  Sandra Dominikus,et al.  Strong Authentication for RFID Systems Using the AES Algorithm , 2004, CHES.

[15]  Wolfgang Fichtner,et al.  FPGA parallel-pipelined AES-GCM core for 100G Ethernet applications , 2010, 2010 Proceedings of ESSCIRC.