Two-level differential burn-in policy for spatially heterogeneous defect units in semiconductor manufacturing

[1]  Bong-Jin Yum,et al.  A dual burn-in policy for defect-tolerant memory products using the number of repairs as a quality indicator , 2008, Microelectron. Reliab..

[2]  Kaushik Patel.  Rapid growth of IP traffic is driving adoption of silicon photonics in data centers , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.

[3]  Way Kuo,et al.  Optimal burn‐in decision making , 1998 .

[4]  Yuan Chen,et al.  A Differential Burn-in Policy Considering Nonhomogeneous Distribution of Spatial Defects in Semiconductor Manufacturing , 2020, 2020 Asia-Pacific International Symposium on Advanced Reliability and Maintenance Modeling (APARM).

[5]  Chuan Xie,et al.  New high speed VCSEL product development at Emcore , 2011, OPTO.

[6]  Bong-Jin Yum,et al.  Development of a dual burn-in policy for semiconductor products based on the number of defective neighborhood chips , 2006 .

[7]  Kyungmee O. Kim.  Burn-in considering yield loss and reliability gain for integrated circuits , 2011, Eur. J. Oper. Res..

[8]  Guido Groeseneken,et al.  A new analytic model for the description of the intrinsic oxide breakdown statistics of ultra-thin oxides , 1996 .

[9]  Tao Yuan,et al.  Yield Prediction for Integrated Circuits Manufacturing Through Hierarchical Bayesian Modeling of Spatial Defects , 2011, IEEE Transactions on Reliability.

[10]  Suk Joo Bae,et al.  Yield prediction via spatial modeling of clustered defect counts across a wafer map , 2007 .

[11]  John D. Hedengren,et al.  GEKKO Optimization Suite , 2018, Processes.

[12]  Jie Mi,et al.  Minimizing Some Cost Functions Related to Both Burn-In and Field Use , 1996, Oper. Res..

[13]  Peter C. Kiessler,et al.  A critical look at the bathtub curve , 2003, IEEE Trans. Reliab..

[14]  Xin Liu,et al.  The Optimal Burn-in: State of the Art and New Advances for Cost Function Formulation , 2008 .

[15]  Thomas A. Mazzuchi,et al.  Bayesian calculation of cost optimal burn-in test durations for mixed exponential populations , 2001, Reliab. Eng. Syst. Saf..

[16]  Way Kuo,et al.  Modeling of Integrated Circuit Yield Using a Spatial Nonhomogeneous Poisson Process , 2011, IEEE Transactions on Semiconductor Manufacturing.

[17]  Min Xie,et al.  Ch. 3. Bathtub-shaped failure rate life distributions , 2001 .

[18]  Suk Joo Bae,et al.  Defects Driven Yield and Reliability Modeling for Semiconductor Manufacturing , 2019 .

[19]  C. S. Sung,et al.  Minimizing makespan on a single burn-in oven in semiconductor manufacturing , 2000, Eur. J. Oper. Res..

[20]  Tao Yuan,et al.  Statistical Models of Overdispersed Spatial Defects for Predicting the Yield of Integrated Circuits , 2020, IEEE Transactions on Reliability.