论文信息 - On equivalence checking between behavioral and RTL descriptions

On equivalence checking between behavioral and RTL descriptions

In this paper we present techniques for comparison between behavioral level and register transfer level (RTL) design descriptions by mapping the designs into virtual controllers and virtual datapaths. We also discuss about how the equivalence between behavioral level and RTL designs can be defined precisely using the proposed "attribute statements" in an interactive fashion. Implementation issues as well as considerations on real life industrial design examples are presented as well.

Masahiro Fujita | M. Fujita

[1] Masahiro Fujita,et al. Advanced Verification Techniques Based on Learning , 1995, 32nd Design Automation Conference.

[2] K. Tanabe,et al. Program Slicing for System Level Designs in SpecC , 2004 .

[3] Sriram K. Rajamani,et al. Boolean Programs: A Model and Process for Software Analysis , 2000 .

[4] Gerd Ritter,et al. Formal sequential equivalence checking of digital systems by symbolic simulation , 2001 .

[5] Daniel Kroening,et al. Behavioral consistency of C and Verilog programs using bounded model checking , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[6] Andrew Seawright,et al. RTL c-based methodology for designing and verifying a multi-threaded processor , 2002, DAC '02.

[7] Mark David Weiser,et al. Program slices: formal, psychological, and practical investigations of an automatic program abstraction method , 1979 .

[8] Masahiro Fujita,et al. Program slicing for VHDL , 2002 .

[9] Andreas Kuehlmann,et al. Equivalence checking using cuts and heaps , 1997, DAC.

[10] David L. Dill,et al. CVC: A Cooperating Validity Checker , 2002, CAV.

[11] Masahiro Fujita,et al. Program Slicing of Hardware Description Languages , 1999, CHARME.

[12] Hiroshi Nakamura,et al. The standard SpecC language , 2001, International Symposium on System Synthesis (IEEE Cat. No.01EX526).

[13] A. Hu,et al. Automatic formal verification of dsp software , 2000, Proceedings 37th Design Automation Conference.