Design and verification of the SFC program for sequential control
暂无分享,去创建一个
Abstract A programmable controller (PC) programming technique using SFC (sequential function chart) has been adopted in sequential control system design because SFC can graphically represent the sequence flow of control logic. However, when we design an SFC program, we must verify the program with the design specifications. For this purpose, we can use scenario simulation and exhaustive simulation. In this paper, we propose to model both the controlled object and the SFC program by a Petri net for verification by both types of simulations.
[1] Gary J. Powers,et al. A Symbolic Model Verifier for Safe Chemical Process Sequential Control Systems. , 1997 .
[2] Edmund M. Clarke,et al. Automatic verification of sequential control systems using temporal logic , 1992 .
[3] Hirokazu Nishitani,et al. Sequential Control Issues in the Plant-Wide Control System , 1994 .