Leveraging Hotspots and Improving Chip Reliability via Carbon Nanotube Grid Thermal Structure

The increasing power consumption of integrated circuits (ICs) enabled by technology scaling requires more efficient heat dissipation solutions to improve overall chip reliability and reduce hotspots. Rapidly growing 3-D IC technology strengthens the requirement with more devices stacked per unit area. Thermal interface material (TIM) and MicroChannel are widely adopted strategies to resolve the heat dissipation problem. In recent years, carbon nanotubes (CNTs) have been proposed as a promising TIM due to their superior thermal conductivity. Several CNT-based thermal structures for improving chip heat dissipation have been proposed and demonstrated significant temperature reduction. In this project, we developed an improved CNT TIM structure which includes a CNT grid and thermal vias. It collaborates with MicroChannel to dissipate heat more efficiently in 3-D chips and at the same time, obtain more uniform chip thermal profiles. We present simulation-based experimental results that indicate up to 19.88% peak temperature reduction, 7.81% average temperature reduction, over 66% maximum temperature difference reduction on chip and 17.26% improvement in chip reliability for IBM-PLACE 2.0 circuit benchmarks, showing the effectiveness of our proposed thermal structure for resolving thermal challenge and improving chip reliability in 3-D IC.

[1]  R. Pease,et al.  High-performance heat sinking for VLSI , 1981, IEEE Electron Device Letters.

[2]  W. Hoenlein.  New Prospects for Microelectronics: Carbon Nanotubes , 2001, Digest of Papers. Microprocesses and Nanotechnology 2001. 2001 International Microprocesses and Nanotechnology Conference (IEEE Cat. No.01EX468).

[3]  P. Ajayan,et al.  Microfabrication technology: Organized assembly of carbon nanotubes , 2002, Nature.

[4]  Anna W. Topol,et al.  Electrical integrity of state-of-the-art 0.13 /spl mu/m SOI CMOS devices and circuits transferred for three-dimensional (3D) integrated circuit (IC) fabrication , 2002, Digest. International Electron Devices Meeting,.

[5]  P. Ajayan,et al.  Molecular junctions by joining single-walled carbon nanotubes. , 2002, Physical review letters.

[6]  Sungjun Im,et al.  Integrated Microchannel Cooling for Three-Dimensional Electronic Circuit Architectures , 2005 .

[7]  J. Meindl,et al.  Wafer-level microfluidic cooling interconnects for GSI , 2005, Proceedings of the IEEE 2005 International Interconnect Technology Conference, 2005..

[8]  Chunyu Li,et al.  Modeling of heat capacities of multi-walled carbon nanotubes by molecular structural mechanics , 2005 .

[9]  K. Banerjee,et al.  Carbon nanotube interconnects: implications for performance, power dissipation and thermal management , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[10]  Kevin Skadron,et al.  HotSpot: a compact thermal modeling methodology for early-stage VLSI design , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Jing Li,et al.  Post-placement Thermal Via Planning for 3D Integrated Circuit , 2006, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.

[12]  K. Goodson,et al.  3-Omega Measurements of Vertically Oriented Carbon Nanotubes on Silicon , 2006 .

[13]  Ravi Jenkal,et al.  Exploring compromises among timing, power and temperature in three-dimensional integrated circuits , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[14]  Sachin S. Sapatnekar,et al.  Placement of thermal vias in 3-D ICs using various thermal objectives , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Philip G. Emma,et al.  Interconnects in the Third Dimension: Design Challenges for 3D ICs , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[16]  A. Majumdar,et al.  Dense Vertically Aligned Multiwalled Carbon Nanotube Arrays as Thermal Interface Materials , 2007, IEEE Transactions on Components and Packaging Technologies.

[17]  Yuan Xie,et al.  Processor Design in 3D Die-Stacking Technologies , 2007, IEEE Micro.

[18]  Yu Cao,et al.  The Impact of NBTI on the Performance of Combinational and Sequential Circuits , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[19]  Muhannad S. Bakir,et al.  Revolutionary NanoSilicon Ancillary Technologies for Ultimate-Performance Gigascale Systems , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[20]  K. Moon,et al.  Assembling of carbon nanotube structures by chemical anchoring for packaging applications , 2008, 2008 58th Electronic Components and Technology Conference.

[21]  J. Meindl,et al.  A 3D-IC Technology with Integrated Microchannel Cooling , 2008, 2008 International Interconnect Technology Conference.

[22]  P. Chan,et al.  Carbon nanotube thermal interface material for high-brightness light-emitting-diode cooling , 2008, Nanotechnology.

[23]  Yu Zhou,et al.  Towards Uniform Temperature Distribution in SOI Circuits Using Carbon Nanotube Based Thermal Interconnect , 2008, 9th International Symposium on Quality Electronic Design (isqed 2008).

[24]  J.D. Meindl,et al.  3D stacking of chips with electrical and microfluidic I/O interconnects , 2008, 2008 58th Electronic Components and Technology Conference.

[25]  Aamir Zia,et al.  Mitigating Memory Wall Effects in High-Clock-Rate and Multicore CMOS 3-D Processor Memory Stacks , 2009, Proceedings of the IEEE.

[26]  Kevin Skadron,et al.  Differentiating the roles of IR measurement and simulation for power and temperature-aware design , 2009, 2009 IEEE International Symposium on Performance Analysis of Systems and Software.

[27]  Chia-Lin Yang,et al.  Thermal modeling for 3D-ICs with integrated microchannel cooling , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[28]  Sung Kyu Lim,et al.  Multi-functional interconnect co-optimization for fast and reliable 3D stacked ICs , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[29]  Teng Wang,et al.  Through silicon vias filled with planarized carbon nanotube bundles , 2009, Nanotechnology.

[30]  Timothy A. Davis,et al.  Algorithm 907 , 2010 .

[31]  David Atienza,et al.  3D-ICE: Fast compact transient thermal modeling for 3D ICs with inter-tier liquid cooling , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[32]  Ankur Srivastava,et al.  Liquid cooling for 3D-ICs , 2011, 2011 International Green Computing Conference and Workshops.

[33]  Chip-Hong Chang,et al.  Cyber-Physical Thermal Management of 3D Multi-Core Cache-Processor System with Microfluidic Cooling , 2011, J. Low Power Electron..

[34]  Dhireesha Kudithipudi,et al.  Cooling mechanisms in 3D ICs: Thermo-mechanical perspective , 2011, 2011 International Green Computing Conference and Workshops.

[35]  Wei Zhang,et al.  Case study: Alleviating hotspots and improving chip reliability via carbon nanotube thermal interface , 2011, 2011 Design, Automation & Test in Europe.

[36]  Ankur Srivastava,et al.  Hybrid 3D-IC Cooling System Using Micro-fluidic Cooling and Thermal TSVs , 2012, 2012 IEEE Computer Society Annual Symposium on VLSI.

[37]  Teppei Kawanabe,et al.  Numerical simulations of high heat dissipation technology in LSI 3-D packaging using carbon nanotube through silicon via (CNT-TSV) and thermal interface material (CNT-TIM) , 2013, 2013 IEEE International Interconnect Technology Conference - IITC.

[38]  Chip-Hong Chang,et al.  An efficient channel clustering and flow rate allocation algorithm for non-uniform microfluidic cooling of 3D integrated circuits , 2013, Integr..