Dielectric absorption of low-k materials: extraction, modelling and influence on SAR ADCs

Low-k dielectrics will be required to continue miniaturisation of integrated circuits beyond the 90 nm node. The integration of these advanced materials results in significant reduction of signal delay and power dissipation compared to conventional silicon dioxide. As the technology continues to advance, the implementation of low-k dielectrics for the 65 nm node (Luo, et al., 2004) causes also problems, when using backend of line (BEOL) capacitors in mixed signal circuits. Especially the dielectric absorption effect increases dramatically. It limits the performance of capacitors and the circuits, where the capacitors are used (Zanchi, et al., 2000). A SAR ADC is a good example to show the impact of this effect. This paper presents the extraction and the modelling of the dielectric absorption effect of a low-k material as well as its influence on the resolution of a differential 16 bit SAR ADC

[1]  Ali Hajimiri,et al.  Capacity limits and matching properties of integrated capacitors , 2002, IEEE J. Solid State Circuits.

[2]  R.K. Hester,et al.  The effect of dielectric relaxation on charge-redistribution A/D converters , 1990, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.

[3]  M. Weybright,et al.  High performance and low power transistors integrated in 65nm bulk CMOS technology , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[4]  D.A. Hodges,et al.  All-MOS charge-redistribution analog-to-digital conversion techniques. II , 1975, IEEE Journal of Solid-State Circuits.

[5]  Ken Kundert,et al.  Modeling Dielectric Absorption in Capacitors , 2008 .