FPGA-implemented CRC algorithm
暂无分享,去创建一个
[1] Clive ldMax rd Maxfield,et al. The design warrior's guide to FPGAs , 2004 .
[2] Jack K. Wolf,et al. Special hardware for computing the probability of undetected error for certain binary CRC codes and test results , 1994, IEEE Trans. Commun..
[3] Shu Lin,et al. Error control coding : fundamentals and applications , 1983 .
[4] D. Lewin,et al. Design of Logic Systems , 1992, Springer US.
[5] Michael Braun,et al. Parallel CRC Computation in FPGAs , 1996, FPL.
[6] Julian F. Miller,et al. Evolving Digital Logic Circuits on Xilinx 6000 Family FPGAs , 1998 .
[7] Malcolm I. Heywood,et al. Register Based Genetic Programming on FPGA Computing Platforms , 2000, EuroGP.