Low-Power EDA Technologies: State-of-the-Art and Beyond

Huge effort has been invested in the last decade to come up with a wide range of design solutions that help in facing the power consumption problem for different types of digital devices, components and systems. Some of such solutions turned out to be very effective in practice and suitable to be automated, thus finding a path into commercial EDA tools. Other approaches, promising on paper showed too many limitations for attracting the attention of real designers. Objective of this chapter is to provide the readers with an overview of state-of-the art EDA technologies, which allow designers to address the power problem in real-life electronic circuits and systems. The description of design methods, applicable at different levels of abstraction, that have proven to hold great potential for both dynamic and leakage power optimization in practical automatic design environments is complemented by the presentation of several results regarding the usage of the aforementioned design technologies in industrial designs covering different application domains

[1]  Luca Benini,et al.  Minimizing memory access energy in embedded systems by selective instruction compression , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[2]  Enrico Macii,et al.  A new algorithm for energy-driven data compression in VLIW embedded processors , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[3]  Takao Onoye,et al.  An object code compression approach to embedded processors , 1997, Proceedings of 1997 International Symposium on Low Power Electronics and Design.

[4]  David G. Chinnery,et al.  Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization , 2003, ISLPED '03.

[5]  Enrico Macii,et al.  Power-aware clock tree planning , 2004, ISPD '04.

[6]  Luca Benini,et al.  A scalable algorithm for RTL insertion of gated clocks based on ODCs computation , 2005 .

[7]  Luca Benini,et al.  Clock-tree power optimization based on RTL clock-gating , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[8]  Luca Benini,et al.  Block-enabled memory macros: design space exploration and application-specific tuning , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[9]  Enrico Macii,et al.  Low-energy encoding for deep-submicron address buses , 2001, ISLPED'01: Proceedings of the 2001 International Symposium on Low Power Electronics and Design (IEEE Cat. No.01TH8581).

[10]  Luca Benini,et al.  Memory energy minimization by data compression: algorithms, architectures and implementation , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[12]  Mohamed I. Elmasry,et al.  Design and optimization of multithreshold CMOS (MTCMOS) circuits , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Enrico Macii,et al.  Crosstalk energy reduction by temporal shielding , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[14]  Lei He,et al.  Distributed sleep transistor network for power reduction , 2003, DAC '03.

[15]  Mircea R. Stan,et al.  Bus-invert coding for low-power I/O , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[16]  Kaushik Roy,et al.  Mixed-Vth (MVT) CMOS circuit design methodology for low power applications , 1999, DAC '99.

[17]  Luca Benini,et al.  A scalable algorithm for RTL insertion of gated clocks based on ODCs computation , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[18]  Enrico Macii,et al.  Wire placement for crosstalk energy minimization in address buses , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[19]  Massoud Pedram,et al.  Leakage current reduction in CMOS VLSI circuits by input vector control , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[20]  Chi-Ying Tsui,et al.  Saving power in the control path of embedded processors , 1994, IEEE Design & Test of Computers.

[21]  Luca Benini,et al.  Automatic synthesis of low-power gated-clock finite-state machines , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[22]  Luca Benini,et al.  Transformation and synthesis of FSMs for low-power gated-clock implementation , 1995, ISLPED '95.

[23]  Luca Benini,et al.  Automatic synthesis of gated clocks for power reduction in sequential circuits , 1994 .

[24]  Mark C. Johnson,et al.  Design and optimization of dual-threshold circuits for low-voltage low-power applications , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[25]  Luca Benini,et al.  Post-layout leakage power minimization based on distributed sleep transistor insertion , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).

[26]  Luca Benini,et al.  Saving power by synthesizing gated clocks for sequential circuits , 1994, IEEE Design & Test of Computers.

[27]  Shin'ichiro Mutoh,et al.  1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS , 1995, IEEE J. Solid State Circuits.

[28]  Luca Benini,et al.  Asymptotic zero-transition activity encoding for address busses in low-power microprocessor-based systems , 1997, Proceedings Great Lakes Symposium on VLSI.