A Millimeter-Wave CMOS Heterodyne Receiver With On-Chip LO and Divider

A heterodyne receiver performs frequency down-conversion in two steps to relax oscillator and divider speed requirements. The receiver incorporates new concepts such as a current-domain quadrature separation method, a broadband Miller divider based on a passive mixer, and an inductor nesting technique that significantly reduces the length of high-frequency interconnects. Fabricated in 90-nm CMOS technology, the circuit achieves a noise figure of 6.9 to 8.3 dB from 49 GHz to 53 GHz with a gain of 26 to 31.5 dB and I/Q mismatch of 1.6 dB/6.5deg.

[1]  Jri Lee,et al.  A 40-GHz frequency divider in 0.18-/spl mu/m CMOS technology , 2004, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[2]  Minkyu Je,et al.  Rf modeling of an MOS varactor and MIM capacitor in 0.18-μm CMOS technology , 2002 .

[3]  B. Razavi,et al.  A 60-GHz CMOS receiver front-end , 2006, IEEE Journal of Solid-State Circuits.

[4]  M. Zargari,et al.  A single-chip dual-band tri-mode CMOS transceiver for IEEE 802.11a/b/g wireless LAN , 2004, IEEE Journal of Solid-State Circuits.

[5]  M. Fujishima,et al.  70GHz CMOS Harmonic Injection-Locked Divider , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[6]  H.R. Rategh,et al.  A 5-GHz CMOS wireless LAN receiver front end , 2000, IEEE Journal of Solid-State Circuits.

[7]  B. Gaucher,et al.  A Silicon 60-GHz Receiver and Transmitter Chipset for Broadband Communications , 2006, IEEE Journal of Solid-State Circuits.

[8]  Razavi.  A 900-MHz CMOS Direct Conversion Receiver , 1997, Symposium 1997 on VLSI Circuits.

[9]  B. Razavi.  CMOS transceivers for the 60-GHz band , 2006, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2006.

[10]  J. Long,et al.  A 10 Gb/s CDR/DEMUX with LC delay line VCO in 0.18 /spl mu/m CMOS , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[11]  Behzad Razavi,et al.  A mm-Wave CMOS Heterodyne Receiver with On-Chip LO and Divider , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[12]  M.T. Yang,et al.  60-GHz PA and LNA in 90-nm RF-CMOS , 2006, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2006.

[13]  T.A. Kwasniewski,et al.  A 40-GHz Frequency Divider in 90-nm CMOS Technology , 2006, 2006 IEEE North-East Workshop on Circuits and Systems.

[14]  S.A. Sanielevici,et al.  A 900 MHz transceiver chipset for two-way paging applications , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[15]  I. Vassiliou,et al.  A single-chip digitally calibrated 5.15-5.825-GHz 0.18-μm CMOS transceiver for 802.11a wireless LAN , 2003, IEEE J. Solid State Circuits.

[16]  A. Zolfaghari,et al.  A 2.4 GHz 34 mW CMOS transceiver for frequency-hopping and direct-sequence applications , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[17]  Ali M. Niknejad,et al.  A Highly Integrated 60GHz CMOS Front-End Receiver , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[18]  Daquan Huang,et al.  A 60GHz CMOS VCO Using On-Chip Resonator with Embedded Artificial Dielectric for Size, Loss and Noise Reduction , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[19]  R.W. Brodersen,et al.  A 60-GHz down-converting CMOS single-gate mixer , 2005, 2005 IEEE Radio Frequency integrated Circuits (RFIC) Symposium - Digest of Papers.

[20]  B. Razavi,et al.  A 5.2-GHz CMOS receiver with 62-dB image rejection , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).