论文信息 - Design and Performance Analysis of Analog Sub circuits for Multiplying DAC used in Image Compression

Design and Performance Analysis of Analog Sub circuits for Multiplying DAC used in Image Compression

Image compression is one of the prominent signal processing areas for multimedia applications. Compressed images when transmitted are affected by noise and thus reconstruction of images at the receiver becomes complex. Very recently Artificial Neural Networks are being used for image compression and decompression. One of the building blocks in ANN is the multiplying DAC. In this paper, we present the design and analysis of sub circuits for multiplying DAC using 180nm CMOS technology. The DA, current reference and opamp are design, modelled and analysed for its performances using Cadence Virtuoso and HSPICE. The optimum geometries for sub circuits are computed and schematic captured is carried out. The results obtained show that the designed sub circuits are suitable for multiplying DAC implementation.

Fazal Noorbasha | P. Cyril Prasanna Raj | K. Satyanarayana Vittal | Pillem Ramesh

[1] Randall D. Beer,et al. An MDAC synapse for analog neural networks , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[2] Gert Cauwenberghs,et al. An analog VLSI recurrent neural network learning a continuous-time trajectory , 1996, IEEE Trans. Neural Networks.

[3] S. Venkatesh,et al. Analog VLSI Implementation of Novel Hybrid Neural Network Multiplier Architecture , 2008 .

[4] S. L. Pinjare,et al. Design and Analog VLSI Implementation of Neural Network Architecture for Signal Processing , 2009 .

[5] Eric A. Vittoz,et al. Linear networks based on transistors , 1993 .