ConvexSmooth: a simultaneous convex fitting and smoothing algorithm for convex optimization problems
暂无分享,去创建一个
[1] Chih-Ming Hung,et al. A fully integrated 1.5-V 5.5-GHz CMOS phase-locked loop , 2002, IEEE J. Solid State Circuits.
[2] Hiran Tennakoon,et al. Gate sizing using Lagrangian relaxation combined with a fast gradient-based pre-processing step , 2002, IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002..
[3] Jian L. Zhou,et al. User's Guide for CFSQP Version 2.0: A C Code for Solving (Large Scale) Constrained Nonlinear (Minimax) Optimization Problems, Generating Iterates Satisfying All Inequality Constraints , 1994 .
[4] Norman P. Jouppi,et al. Timing Analysis and Performance Improvement of MOS VLSI Designs , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[5] Debjit Sinha,et al. Gate sizing for crosstalk reduction under timing constraints by Lagrangian relaxation , 2004, ICCAD 2004.
[6] Daniela De Venuto,et al. International Symposium on Quality Electronic Design , 2005, Microelectron. J..
[7] Sung-Mo Kang,et al. An exact solution to the transistor sizing problem for CMOS circuits using convex optimization , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[8] Alberto Sangiovanni-Vincentelli,et al. Optimization-based transistor sizing , 1988 .
[9] Shokri Z. Selim,et al. K-Means-Type Algorithms: A Generalized Convergence Theorem and Characterization of Local Optimality , 1984, IEEE Transactions on Pattern Analysis and Machine Intelligence.
[10] Stephen P. Boyd,et al. Convex Optimization , 2004, Algorithms and Theory of Computation Handbook.
[11] Sanghamitra Roy,et al. ConvexFit: an optimal minimum-error convex fitting and smoothing algorithm with application to gate-sizing , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..
[12] L. Vandenberghe,et al. Applications of Semidefinite Programming in Process , 2000 .
[13] S. Sapatnekar,et al. A New Class of Convex Functions for Delay Modeling and Its Application to the Transistor Sizing Problem , 2000 .
[14] John P. Fishburn,et al. TILOS: A posynomial programming approach to transistor sizing , 2003, ICCAD 2003.
[15] Carl Sechen,et al. Optimized power-delay curve generation for standard cell ICs , 2002, IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002..