A low power 2D DCT chip design using direct 2D algorithm
暂无分享,去创建一个
Liang-Gee Chen | Hao-Chieh Chang | Juing-Ying Jiu | Yung-Pin Lee | Chung-Wei Ku | Liang-Gee Chen | Juing-Ying Jiu | Hao-Chieh Chang | Yung-Pin Lee | Chung-Wei Ku
[1] Christer Svensson,et al. High-speed CMOS circuit technique , 1989 .
[2] Weiping Li,et al. DCT/IDCT processor design for high data rate image coding , 1992, IEEE Trans. Circuits Syst. Video Technol..
[3] T. Fujita,et al. A 0.9 V 150 MHz 10 mW 4 mm/sup 2/ 2-D discrete cosine transform core processor with variable-threshold-voltage scheme , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.
[4] Liang-Gee Chen,et al. A cost-effective architecture for 8×8 two-dimensional DCT/IDCT using direct method , 1997, IEEE Trans. Circuits Syst. Video Technol..