Fast Monte Carlo-Based Estimation of Analog Parametric Test Metrics

The accepted approach in industry today to ensure out-going quality in high-volume manufacturing of analog circuits is to directly measure datasheet specifications. To reduce the involved costs it is required to eliminate specification tests or use instead lower-cost alternative tests. However, this is too risky if the resultant fault coverage and yield coverage metrics of the new test approach are not estimated accurately. This paper proposes a methodology to efficiently derive a set of most probable failing and marginally functional circuit instances. Based on this set, we can readily define and estimate fault coverage and yield coverage metrics. Our methodology reduces the required number of Monte Carlo simulations by one or more orders of magnitude. As an illustrative example, the methodology is applied to a radio frequency low-noise amplifier.

[1]  Rob A. Rutenbar,et al.  Statistical Blockade: Very Fast Statistical Simulation and Modeling of Rare Circuit Events and Its Application to Memory Design , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  R. Voorakaranam,et al.  Hierarchical specification-driven analog fault modeling for efficient fault simulation and diagnosis , 1997, Proceedings International Test Conference 1997.

[3]  Georges G. E. Gielen,et al.  Template-Free Symbolic Performance Modeling of Analog Circuits via Canonical-Form Functions and Genetic Programming , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Alberto L. Sangiovanni-Vincentelli,et al.  Minimizing production test time to detect faults in analog circuits , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Bruno Allard,et al.  Combining Internal Probing with Artificial Neural Networks for Optimal RFIC Testing , 2006, 2006 IEEE International Test Conference.

[6]  Álvaro Gómez-Pau,et al.  M-S test based on specification validation using octrees in the measure space , 2013, 2013 18th IEEE European Test Symposium (ETS).

[7]  Salvador Mir,et al.  Estimation of Analog Parametric Test Metrics Using Copulas , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Yiorgos Makris,et al.  On proving the efficiency of alternative RF tests , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[9]  M. Soma,et al.  Challenges in analog and mixed-signal fault models , 1996 .

[10]  Salvador Mir,et al.  RF Front-End Test Using Built-in Sensors , 2011, IEEE Design & Test of Computers.

[11]  Rob A. Rutenbar,et al.  Recursive Statistical Blockade: An Enhanced Technique for Rare Event Simulation with Application to SRAM Circuit Design , 2008, 21st International Conference on VLSI Design (VLSID 2008).

[12]  M. B. Yelten,et al.  Scalable and efficient analog parametric fault identification , 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[13]  Alberto Valdes-Garcia,et al.  A Broadband CMOS Amplitude Detector for On-Chip RF Measurements , 2008, IEEE Transactions on Instrumentation and Measurement.

[14]  Frank Poehl,et al.  Production test challenges for highly integrated mobile phone SOCs — A case study , 2010, 2010 15th IEEE European Test Symposium.

[15]  Sule Ozev,et al.  Fast and Accurate DPPM Computation Using Model Based Filtering , 2011, 2011 Sixteenth IEEE European Test Symposium.

[16]  Haralampos-G. D. Stratigopoulos,et al.  Multidimensional analog test metrics estimation using extreme value theory and statistical blockade , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[17]  Stephen K. Sunter,et al.  Test metrics for analog parametric faults , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[18]  A. Sangiovanni-Vincentelli,et al.  Optimal test set design for analog circuits , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[19]  Xin Li,et al.  Finding Deterministic Solution From Underdetermined Equation: Large-Scale Performance Variability Modeling of Analog/RF Circuits , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[20]  Camelia Hora,et al.  Diagnosis of Local Spot Defects in Analog Circuits , 2012, IEEE Transactions on Instrumentation and Measurement.

[21]  Sule Ozev,et al.  Fault analysis and simulation of large scale industrial mixed-signal circuits , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[22]  Camelia Hora,et al.  Test time reduction in analogue/mixed-signal devices by defect oriented testing: An industrial example , 2011, 2011 Design, Automation & Test in Europe.

[23]  Liang-Hung Lu,et al.  A Build-in Self-Test Technique for RF Low-Noise Amplifiers , 2008, IEEE Transactions on Microwave Theory and Techniques.

[24]  Jacob A. Abraham,et al.  Hierarchical fault modeling for analog and mixed-signal circuits , 1992, Digest of Papers. 1992 IEEE VLSI Test Symposium.

[25]  Hung-Jen Lin,et al.  Optimal testing of VLSI analog circuits , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[26]  Georges G. E. Gielen,et al.  Simulation-based generation of posynomial performance models for the sizing of analog integrated circuits , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[27]  Wojciech Maly,et al.  FAULT MODELING FOR THE TESTING OF MIXED INTEGRATED CIRCUITS , 1991, 1991, Proceedings. International Test Conference.

[28]  Abhijit Chatterjee,et al.  A DFT Approach for Testing Embedded Systems Using DC Sensors , 2006, IEEE Design & Test of Computers.

[29]  Yiorgos Makris,et al.  Enrichment of limited training sets in machine-learning-based analog/RF test , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[30]  Ieee Circuits,et al.  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems information for authors , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[31]  Salvador Mir,et al.  Estimation of Test Metrics for the Optimisation of Analogue Circuit Testing , 2007, J. Electron. Test..

[32]  Bozena Kaminska,et al.  Parametric fault simulation and test vector generation , 2000, DATE '00.

[33]  João Paulo Teixeira,et al.  Automatic fault extraction and simulation of layout realistic faults for integrated analogue circuits , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[34]  Manoj Sachdev,et al.  Industrial relevance of analog IFA: a fact or a fiction , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[35]  Haralampos-G. D. Stratigopoulos,et al.  Test Metrics Model for Analog Test Development , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[36]  Mani Soma,et al.  An experimental approach to analog fault models , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.

[37]  Yiorgos Makris,et al.  Nonlinear decision boundaries for testing analog circuits , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.