A concurrent system for the computation of higher-order moments

The cumulants defined in terms of moments are basic to the study of higher-order statistics (HOS) of a stationary stochastic process. This paper presents a concurrent systolic array system for the computation of higher-order moments. The system allows for the simultaneous computation of the second-, third-, and fourth-order moments. The architecture achieves good speedup through its excellent exploitation of parallelism, pipelining, and reusability of some intermediate results. The computational complexity and system performance issues related to the architecture are discussed. The concurrent system is designed with the CMOS VLSI technology and is capable of operating at 3.9 MHz.

[1]  Douglas A. Pucknell,et al.  Basic VLSI Design , 1987 .

[2]  M. Rosenblatt.  Stationary sequences and random fields , 1985 .

[3]  D.I. Moldovan,et al.  On the design of algorithms for VLSI systolic arrays , 1983, Proceedings of the IEEE.

[4]  M.R. Raghuveer,et al.  Bispectrum estimation: A digital signal processing framework , 1987, Proceedings of the IEEE.

[5]  Thomas Kailath,et al.  Regular iterative algorithms and their implementation on processor arrays , 1988, Proc. IEEE.

[6]  Elias S. Manolakos,et al.  Parallel Processing for Biomedical Signal Processing Higher Order Spectral Analysis - An Application , 1991 .

[7]  Jerry M. Mendel,et al.  Tutorial on higher-order statistics (spectra) in signal processing and system theory: theoretical results and some applications , 1991, Proc. IEEE.

[8]  Elias S. Manolakos,et al.  A VLSI architecture for the order recursive estimation of higher order statistics , 1993, [1993 Proceedings] IEEE Signal Processing Workshop on Higher-Order Statistics.

[9]  Rana Ejaz Ahmed,et al.  VLSI architecture for computing third-order cumulants , 1994 .

[10]  A. Lohmann,et al.  Triple correlations , 1984, Proceedings of the IEEE.

[11]  Kai Hwang,et al.  Computer architecture and parallel processing , 1984, McGraw-Hill Series in computer organization and architecture.

[12]  C. L. Nikias,et al.  Higher-order spectra analysis : a nonlinear signal processing framework , 1993 .

[13]  S. Kung,et al.  VLSI Array processors , 1985, IEEE ASSP Magazine.

[14]  Ali R. Hurson,et al.  General-purpose systolic arrays , 1993, Computer.

[15]  Bruce A. Wooley,et al.  A Two's Complement Parallel Array Multiplication Algorithm , 1973, IEEE Transactions on Computers.

[16]  Elias S. Manolakos,et al.  An architecture for the estimation of higher order cumulants , 1993, 1993 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[17]  A.Kh. Al-Jabri,et al.  A fast VLSI system for computing third order cumulants , 1995 .

[18]  Elias S. Manolakos,et al.  Parallel processing for biomedical signal processing , 1991, Computer.

[19]  P. B. Crilly,et al.  A digital signal processing chip for iterative deconvolution restoration algorithms , 1991, [1991] Conference Record. IEEE Instrumentation and Measurement Technology Conference.