ESD protection design for VBO-based high-speed multimedia interface chip

Traditional ESD protection program cannot meet requirements of higher ESD protection grade and parasitic parameter of protection devices when using V-by-One high-speed interface chip. This paper proposes an effective ESD protection program by way of reverse analysis and design of a VBO-based high-speed interface chip failure case. The program introduces a new SCR structure replacing the original diode series structure. The new structure is featured as small back delay, with leakage current to the nano level. 43.3mA/um and 34.8mA.um are achieved when 28nm process and 40nm process are applied separately. What's more, by improving the structure parameters, the new program also make the Windows meet the requirements of VBO-based high-speed interface chip.

[1]  Yong-Seo Koo,et al.  Analysis of the electrical characteristics of novel ESD protection device with high holding voltage under various temperatures , 2009, TENCON 2009 - 2009 IEEE Region 10 Conference.

[2]  Yong-Seo Koo,et al.  The novel SCR-based ESD protection device with high holding voltage , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[3]  Xiang Li,et al.  Transient voltage suppressor based on diode-triggered low-voltage silicon controlled rectifier , 2016, 2016 Asia-Pacific International Symposium on Electromagnetic Compatibility (APEMC).

[4]  Jin Woo Jung,et al.  Design of ESD protection with SCR-based structures for latch-up immunity , 2013, 2013 IEEE International Conference of IEEE Region 10 (TENCON 2013).

[5]  Ting Li,et al.  A Low-Capacitance and Fast-Response Bidirectional SCR for RFICs ESD Protection Applications , 2017 .

[6]  Chen Zhang,et al.  A Systematic Study of ESD Protection Co-Design With High-Speed and High-Frequency ICs in 28 nm CMOS , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Chun-Yu Lin,et al.  Area-Efficient and Low-Leakage Diode String for On-Chip ESD Protection , 2016, IEEE Transactions on Electron Devices.

[8]  E. Rosenbaum,et al.  Diode-Triggered Silicon-Controlled Rectifier With Reduced Voltage Overshoot for CDM ESD Protection , 2012, IEEE Transactions on Device and Materials Reliability.

[9]  Elyse Rosenbaum,et al.  ESD protection for high-speed receiver circuits , 2010, 2010 IEEE International Reliability Physics Symposium.

[10]  Dheeraj Kumar Sinha,et al.  Methodology for optimizing ESD protection for high speed LVDS based I/Os , 2015, 2015 19th International Symposium on VLSI Design and Test.