Performance evaluation of multi-gate fets using the BSIM-CMG model
暂无分享,去创建一个
[1] C. Hu,et al. FinFET-a self-aligned double-gate MOSFET scalable to 20 nm , 2000 .
[2] Ali M. Niknejad,et al. BSIM—SPICE Models Enable FinFET and UTB IC Designs , 2013, IEEE Access.
[3] Xiaoxia Wu,et al. Analysis of Subthreshold Finfet Circuits for Ultra-Low Power Design , 2006, 2006 IEEE International SOC Conference.
[4] Jean-Pierre Colinge,et al. Multiple-gate SOI MOSFETs , 2004 .
[5] Chris Auth,et al. 22-nm fully-depleted tri-gate CMOS transistors , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.
[6] N. Collaert,et al. Review of FINFET technology , 2009, 2009 IEEE International SOI Conference.
[7] V. K. De,et al. Short channel models and scaling limits of SOI and bulk MOSFETs , 1994, IEEE J. Solid State Circuits.
[8] Jean-Pierre Colinge,et al. Multiple-gate SOI MOSFETs: device design guidelines , 2002 .
[9] Jean-Pierre Colinge,et al. Device design guidelines for nano-scale MuGFETs , 2007 .