Digital VLSI architectures for neural networks

A generic iterative model is proposed for a wide variety of artificial neural networks (ANNs): single-layer feedback networks, multilayer feedforward networks, hierarchical competitive networks, and some probabilistic models. A unified formulation is provided for the retrieving and learning phases of most ANNs. On the basis of the formulation, a programmable ring systolic array is developed. The architecture maximizes the strength of VLSI in terms of intensive and pipelined computing and yet circumvents the limitation on communication. It can be adopted as a basic structure for a universal neurocomputer architecture.<<ETX>>

[1]  Bernard Widrow,et al.  Neural nets for adaptive filtering and adaptive pattern recognition , 1988, Computer.

[2]  Jenq-Neng Hwang,et al.  A Unified Systolic Architecture for Artificial Neural Networks , 1989, J. Parallel Distributed Comput..

[3]  J J Hopfield,et al.  Neural networks and physical systems with emergent collective computational abilities. , 1982, Proceedings of the National Academy of Sciences of the United States of America.

[4]  L. Rabiner,et al.  An introduction to hidden Markov models , 1986, IEEE ASSP Magazine.

[5]  Ralph Linsker,et al.  Self-organization in a perceptual network , 1988, Computer.