An Exploration on Quantity and Layout of Wireless Nodes for Hybrid Wireless Network-on-Chip

As the scaling of integration, massive remote communication has become the main bottleneck of system performance for network-on-chip (NoC). Most packets have to travel long distances from source to destination, leading to long latency and severe contention. Hybrid Wireless NoC(HWiNoC) has emerged as a popular method to handle remote transmission in NoC, in which packets can be modulated to wireless channel and delivered to remote nodes in just one hop. However wireless nodes introduces non-trivial overhead. In this paper, we explore the quantity and layout of wireless nodes in HwiNoC. We first define three optimization rules, with the main optimization targets being minimizing Maximum Distance(MD), Average Distance(AD) and Sum of Distance from each nodes to wireless nodes(SD) respectively. We further decide the optimal wireless count to ensure the maximum performance gain per wireless node, and propose a novel heuristic to find a near optimal target layout. Experiment results show that minimizing AD and SD outperforms minimizing MD by 6.21% and 8.19% in terms of average packet latency under synthetic traffic patterns, while minimizing AD exhibits more stability than the other two rules. And our heuristic layout introduces less than 1% performance loss in terms of AD and SD compared with the enumerated optimal layout, while the calculate complexity is reduced from O(N!) to O(N).

[1]  Wei Zhang,et al.  A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[2]  Luca P. Carloni,et al.  Networks-on-chip in emerging interconnect paradigms: Advantages and challenges , 2009, 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip.

[3]  Chifeng Wang,et al.  A Wireless Network-on-Chip Design for Multicore Platforms , 2011, 2011 19th International Euromicro Conference on Parallel, Distributed and Network-Based Processing.

[4]  Partha Pratim Pande,et al.  Wireless NoC as Interconnection Backbone for Multicore Chips: Promises and Challenges , 2012, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[5]  Partha Pratim Pande,et al.  Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects , 2010, ASAP 2010 - 21st IEEE International Conference on Application-specific Systems, Architectures and Processors.

[6]  John Kim,et al.  FeatherWeight: Low-cost optical arbitration with QoS support , 2011, 2011 44th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).

[7]  S. Martel,et al.  System Design of an Integrated Measurement Electronic Subsystem for Bacteria Detection Using an Electrode Array and MC-1 Magnetotactic Bacteria , 2007, 2006 International Workshop on Computer Architecture for Machine Perception and Sensing.

[8]  Partha Pratim Pande,et al.  Performance Evaluation of Adaptive Routing Algorithms for achieving Fault Tolerance in NoC Fabrics , 2007, 2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors (ASAP).

[9]  Christof Teuscher,et al.  Design of an efficient NoC architecture using millimeter-wave wireless links , 2012, Thirteenth International Symposium on Quality Electronic Design (ISQED).

[10]  Amit Kumar,et al.  Efficient load-balancing routing for wireless mesh networks , 2007, Comput. Networks.

[11]  William J. Dally,et al.  Principles and Practices of Interconnection Networks , 2004 .

[12]  Yi Wang,et al.  SD-MAC: Design and Synthesis of a Hardware-Efficient Collision-Free QoS-Aware MAC Protocol for Wireless Network-on-Chip , 2008, IEEE Transactions on Computers.

[13]  Nevin Kirman,et al.  A power-efficient all-optical on-chip interconnect using wavelength-based oblivious routing , 2010, ASPLOS 2010.

[14]  José F. Martínez,et al.  A power-efficient all-optical on-chip interconnect using wavelength-based oblivious routing , 2010, ASPLOS XV.

[15]  Kai Feng,et al.  A formal study on topology and floorplan characteristics of mesh and torus-based optical networks-on-chip , 2013, Microprocess. Microsystems.

[16]  Jason Cong,et al.  CMP network-on-chip overlaid with multi-band RF-interconnect , 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture.

[17]  Ian O'Connor,et al.  Optical Ring Network-on-Chip (ORNoC): Architecture and design methodology , 2011, 2011 Design, Automation & Test in Europe.

[18]  Partha Pratim Pande,et al.  Complex network inspired fault-tolerant NoC architectures with wireless links , 2011, Proceedings of the Fifth ACM/IEEE International Symposium.

[19]  K. Kempa,et al.  Carbon Nanotubes as Optical Antennae , 2007 .

[20]  John Kim,et al.  FlexiShare: Channel sharing for an energy-efficient nanophotonic crossbar , 2010, HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture.

[21]  Andres Kwasinski,et al.  NoC architectures with adaptive Code Division Multiple Access based wireless links , 2012, 2012 IEEE International Symposium on Circuits and Systems.

[22]  Jian Li,et al.  Design of multi-channel wireless NoC to improve on-chip communication capacity! , 2011, Proceedings of the Fifth ACM/IEEE International Symposium.

[23]  CremonesiPaolo.  Parallel, distributed and network-based processing , 2006 .

[24]  David W. Matolak,et al.  Energy-efficient adaptive wireless NoCs architecture , 2013, 2013 Seventh IEEE/ACM International Symposium on Networks-on-Chip (NoCS).

[25]  Benjamin Belzer,et al.  Performance evaluation and receiver front-end design for on-chip millimeter-wave wireless interconnect , 2010, International Conference on Green Computing.

[26]  Baris Taskin,et al.  Simulation based study of wireless RF interconnects for practical CMOs implementation , 2010, SLIP '10.

[27]  Partha Pratim Pande,et al.  A wideband body-enabled millimeter-wave transceiver for wireless Network-on-Chip , 2011, 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS).

[28]  Partha Pratim Pande,et al.  DVFS-enabled sustainable wireless NoC architecture , 2012, 2012 IEEE International SOC Conference.

[29]  Wenhua Dou,et al.  A Highly Scalable Butterfly-Based Photonic Network-on-Chip , 2012, 2012 IEEE 12th International Conference on Computer and Information Technology.

[30]  Chih-Ming Hung,et al.  Intra-chip wireless interconnect for clock distribution implemented with integrated antennas, receivers, and transmitters , 2002, IEEE J. Solid State Circuits.