Design techniques for EEPROMs embedded in portable systems on chips

These design techniques target EEPROMs embedded in portable, battery-powered devices that operate under a wide supply voltage range. A current-controlled ring oscillator provides stable programming pulse generation, optimizing write time. Logic delay optimization and a word line boosting technique decrease read access time.

[1]  Toru Tanzawa,et al.  Optimization of word-line booster circuits for low-voltage flash memories , 1999 .

[2]  Mark Horowitz,et al.  Circuit techniques for 1.5-V power supply flash memory , 1997, IEEE J. Solid State Circuits.

[3]  T. Tanzawa,et al.  A dynamic analysis of the Dickson charge pump circuit , 1997, IEEE J. Solid State Circuits.

[4]  J.C. Chen,et al.  A 2.7 V only 8 Mb/spl times/16 NOR flash memory , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[5]  Tanaka,et al.  Circuit Technologies For A Single-1.8V Flash Memory , 1997, Symposium 1997 on VLSI Circuits.

[6]  Jieh-Tsorng Wu,et al.  MOS charge pumps for low-voltage operation , 1998, IEEE J. Solid State Circuits.

[7]  Toru Tanzawa,et al.  A stable programming pulse generator for single power supply flash memories , 1997 .

[8]  H. Oguey,et al.  CMOS Current Reference without Resistance , 1996, ESSCIRC '96: Proceedings of the 22nd European Solid-State Circuits Conference.

[9]  Kihwan Choi,et al.  Floating-well Charge Pump Circuits For Sub-2.0V Single Power Supply Flash Memories , 1997 .

[10]  John F. Dickson,et al.  On-Chip High-Voltage Generation in Integrated Circuits Using an Improved Multiplier Technique , 1976 .