Low Energy On-Line SBST of Embedded Processors

Software-based self-test (SBST) has emerged as an effective strategy for on-line testing of processors integrated in non-safety critical applications. Among the various systems that fall in the previous category, wireless sensor networks (WSN) are often deployed in harsh environments where the possibility of permanent and especially intermittent faults due to environmental hazards is significantly increased, thus on-line and in-field testing is necessary to guarantee the accuracy of the sensed values. At the same time, on-line testing of processors integrated in WSN has the extra requirement of minimum energy consumption, because these devices are operating on battery, cannot be connected to any external power supply, and the battery duration determines the lifetime of the system. In this paper we present a methodology for the optimization of SBST routines from the energy perspective. Techniques utilized for achieving energy reduction include energy aware loop synthesis, loop transformations, instruction substitution and register renaming. Simulation results show that the energy savings at processor level are up to 35.6%.

[1]  Matt Welsh,et al.  Sensor networks for emergency response: challenges and opportunities , 2004, IEEE Pervasive Computing.

[2]  Dimitris Gizopoulos,et al.  Effective software-based self-test strategies for on-line periodic testing of embedded processors , 2005 .

[3]  N. El-Sheimy,et al.  A Novel Earthquake Warning System Based on Virtual MIMO-Wireless Sensor Networks , 2007, 2007 Canadian Conference on Electrical and Computer Engineering.

[4]  Hamid Aghajan,et al.  Development of a Mote for Wireless Image Sensor Networks , 2006 .

[5]  Dimitris Gizopoulos,et al.  Effective software-based self-test strategies for on-line periodic testing of embedded processors , 2004 .

[6]  Ismet Bayraktaroglu,et al.  Cache Resident Functional Microprocessor Testing: Avoiding High Speed IO Issues , 2006, 2006 IEEE International Test Conference.

[7]  John P. Hayes,et al.  Online BIST for Embedded Systems , 1998, IEEE Des. Test Comput..

[8]  Yervant Zorian,et al.  On-Line Testing for VLSI—A Compendium of Approaches , 1998, J. Electron. Test..

[9]  Dimitris Gizopoulos,et al.  Hybrid-SBST Methodology for Efficient Testing of Processor Cores , 2008, IEEE Design & Test of Computers.

[10]  Y. Zorian,et al.  Power-/Energy Efficient BIST Schemes for Processor Data Paths , 2000, IEEE Des. Test Comput..

[11]  Janusz Rajski,et al.  Logic BIST for large industrial designs: real issues and case studies , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[12]  Katarzyna Radecka,et al.  Energy efficient software-based self-test for wireless sensor network nodes , 2006, 24th IEEE VLSI Test Symposium.

[13]  Giovanni Squillero,et al.  Fully automatic test program generation for microprocessor cores , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[14]  Sujit Dey,et al.  A scalable software-based self-test methodology for programmable processors , 2003, DAC '03.

[15]  William Lindsay,et al.  FRITS - a microprocessor functional BIST method , 2002, Proceedings. International Test Conference.

[16]  Sujit Dey,et al.  Software-based self-testing methodology for processor cores , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  Jacob A. Abraham,et al.  Automated mapping of pre-computed module-level test sequences to processor instructions , 2005, IEEE International Conference on Test, 2005..

[18]  Dimitris Gizopoulos,et al.  Software-based self-testing of embedded processors , 2005, IEEE Transactions on Computers.

[19]  Hans-Joachim Wunderlich,et al.  Accumulator based deterministic BIST , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[20]  Peter Petrov,et al.  Compiler-Based Register Name Adjustment for Low-Power Embedded Processors , 2003, ICCAD 2003.

[21]  Anantha Chandrakasan,et al.  Dynamic Power Management in Wireless Sensor Networks , 2001, IEEE Des. Test Comput..

[22]  Jun Zhou,et al.  Software-Based Self-Test of Processors under Power Constraints , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[23]  Margaret Martonosi,et al.  The XTREM power and performance simulator for the Intel XScale core: Design and experiences , 2007, TECS.

[24]  Kwang-Ting Cheng,et al.  Simulation-based target test generation techniques for improving the robustness of a software-based-self-test methodology , 2005, IEEE International Conference on Test, 2005..

[25]  Constantin Halatsis,et al.  Optimal Periodic Testing of Intermittent Faults In Embedded Pipelined Processor Applications , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[26]  Srivaths Ravi,et al.  Systematic Software-Based Self-Test for Pipelined Processors , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[27]  Christos A. Papachristou,et al.  Instruction randomization self test for processor cores , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[28]  Dimitris Gizopoulos,et al.  Selecting Power-Optimal SBST Routines for On-Line Processor Testing , 2007, 12th IEEE European Test Symposium (ETS'07).

[29]  Gu-Yeon Wei,et al.  An ultra low power system architecture for sensor network applications , 2005, 32nd International Symposium on Computer Architecture (ISCA'05).