论文信息 - A 8-bit 200 MS/s interpolating/averaging CMOS A/D converter

A 8-bit 200 MS/s interpolating/averaging CMOS A/D converter

A 8-bit 200MS/s 4-2 interpolating A/D converter is presented. A novel input stage was developed to enhance the dynamic performance. Static performance is enhanced using the averaging technique. The chip has been fabricated in a standard 0.35 /spl mu/m CMOS process. An INL/DNL of 0.95/0.8 LSB was measured. An SNR figure of 44.3 dB was achieved at low frequencies: for a 30 MHz input signal an SNR figure of 43 dB was measured.

Georges Gielen | Michiel Steyaert | J. Vandenbussche | K. Uyttenhove | E. Lauwers

[1] Georges Gielen,et al. ISAAC: a symbolic simulator for analog integrated circuits , 1989, IEEE J. Solid State Circuits.

[2] K. Bult,et al. An embedded 240-mW 10-b 50-MS/s CMOS ADC in 1-mm2 , 1997, IEEE J. Solid State Circuits.

[3] G. Van der Plas,et al. Mondriaan: a tool for automated layout synthesis of array-type analog blocks , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[4] Rob A. Rutenbar,et al. Computer-aided design of analog and mixed-signal integrated circuits , 2000, Proceedings of the IEEE.

[5] Georges Gielen,et al. A performance-driven placement tool for analog integrated circuits , 1995 .

[6] Georges Gielen,et al. Symbolic analysis of CMOS regenerative comparators , 1999 .

[7] Ardie G. W. Venes,et al. An 80-MHz, 80-mW, 8-b CMOS folding A/D converter with distributed track-and-hold preprocessing , 1996 .