Sense amplifier offset cancellation and replica timing calibration for high-speed SRAMs

A CMOS SRAM design in 130 nm BiCMOS SiGe technology is presented. A 10Kb array was designed to operate at a 500 MHz clock and a 1.5 V supply. The SRAM array is implemented in four 2.5Kb quadrants with shared column and row addresses and local quadrant decoding. A calibrated and tunable replica timing structure technique is used to generate optimal sense amplifier (SA) enable timing by replicating both column and row delay of the memory simultaneously using replica bitline and replica wordline structures. A new capacitive offset cancellation technique for current-mode SA is proposed. Using replica timing and capacitive offset cancellation techniques optimizes operation speed for the most process-invariant timing and smallest SA area. Monte Carlo simulations were performed on both the current mode sense amplifier with capacitive offset cancellation (CSAcoc), and a conventional latch type CSA without offset cancellation for 200 runs of process and mismatch. The CSAcoc performed without read failures across the design space at ∼100ps faster read access time with 50% less SA area.

[1]  David Blaauw,et al.  13.7 A reconfigurable sense amplifier with auto-zero calibration and pre-amplification in 28nm CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[2]  Bharadwaj Amrutur,et al.  A replica technique for wordline and sense control in low-power SRAM's , 1998, IEEE J. Solid State Circuits.

[3]  Atsushi Kawasumi,et al.  A digitized replica bitline delay technique for random-variation-tolerant timing generation of SRAM sense amplifiers , 2010 .

[4]  Umut Arslan,et al.  Variation-tolerant SRAM sense-amplifier timing using configurable replica bitlines , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[5]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .

[6]  Anantha Chandrakasan,et al.  A 128 Kbit SRAM With an Embedded Energy Monitoring Circuit and Sense-Amplifier Offset Compensation Using Body Biasing , 2014, IEEE Journal of Solid-State Circuits.

[7]  Youngmoon Choi,et al.  The next-generation 64b SPARC core in a T4 SoC processor , 2012, 2012 IEEE International Solid-State Circuits Conference.

[8]  Marcel J. M. Pelgrom,et al.  Matching properties of MOS transistors , 1988, ESSCIRC '88: Fourteenth European Solid-State Circuits Conference.

[9]  Evert Seevinck,et al.  Current-mode techniques for high-speed VLSI circuits with application to current sense amplifier for CMOS SRAM's , 1991 .

[10]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .