Contact Resistance Reduction for Strained N-MOSFETs With Silicon-Carbon Source/Drain Utilizing Aluminum Ion Implant and Aluminum Profile Engineering

We demonstrate a novel technique to reduce the nickel silicide (NiSi) contact resistance Rcon in strained n-channel MOSFETs (n-FETs) with silicon carbon (Si:C) stressors, where a presilicide aluminum (Al) implant is performed and the Al profile is found to be affected by carbon (C). Al diffusion during silicidation is retarded by the presence of C and a high Al concentration is retained within the NiSi:C film, which is considered to be the main reason for electron barrier height ΦBn reduction in NiSi:C contacts. Ge preamorphization implant prior to Al implant further reduces the ΦBn to 0.44 eV. Integration of this technique in n-FETs with Si:C stressors achieves a 50% reduction in source/drain series resistance and 12% enhancement in saturation drive current. Negligible impact on the device short-channel effects is observed. When Al segregates at the NiSi/Si interface, the hole barrier height ΦBp is lowered, and such an Al profile can be used for the p-FETs. Al profile engineering shows a promise as a single-metal-silicide solution for selective Rcon optimization in CMOS.

[1]  V. Misra,et al.  Tuning of the Platinum Silicide Schottky Barrier Height on n-Type Silicon by Sulfur Segregation , 2009, IEEE Electron Device Letters.

[2]  Effects of Carbon on Schottky Barrier Heights of NiSi Modified by Dopant Segregation , 2009, IEEE Electron Device Letters.

[4]  Y. Yeo,et al.  Achieving Sub- 0.1 eV Hole Schottky Barrier Height for NiSiGe on SiGe by Aluminum Segregation , 2009 .

[5]  Y. Yeo,et al.  Strained n-Channel FinFETs Featuring In Situ Doped Silicon–Carbon $(\hbox{Si}_{1 - y}\hbox{C}_{y})$ Source and Drain Stressors With High Carbon Content , 2008, IEEE Transactions on Electron Devices.

[6]  D. Chi,et al.  Addressing materials and integration issues for NiSi silicide contact metallization in nano-scale CMOS devices , 2007 .

[7]  Jason C. S. Woo,et al.  Advanced model and analysis of series resistance for CMOS scaling into nanometer regime. II. Quantitative analysis , 2002 .

[8]  Y. Yeo,et al.  Tuning the Schottky barrier height of nickel silicide on p-silicon by aluminum segregation , 2008 .

[9]  Y. Yeo,et al.  Contact-Resistance Reduction for Strained n-FinFETs With Silicon–Carbon Source/Drain and Platinum-Based Silicide Contacts Featuring Tellurium Implantation and Segregation , 2011, IEEE Transactions on Electron Devices.

[10]  Y. Yeo,et al.  Effective Schottky Barrier Height Reduction Using Sulfur or Selenium at the NiSi/n-Si (100) Interface for Low Resistance Contacts , 2007, IEEE Electron Device Letters.

[11]  Y. Yeo,et al.  Enhanced performance in 50 nm N-MOSFETs with silicon-carbon source/drain regions , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[12]  Y. Yeo,et al.  Low Schottky barrier height for silicides on n-type Si (100) by interfacial selenium segregation during silicidation , 2008 .

[13]  Guo-Qiang Lo,et al.  Achieving Conduction Band-Edge Schottky Barrier Height for Arsenic-Segregated Nickel Aluminide Disilicide and Implementation in FinFETs With Ultra-Narrow Fin Widths , 2008, IEEE Electron Device Letters.

[14]  B. Tsui,et al.  Improvement of the Thermal Stability of NiSi by Germanium Ion Implantation , 2010 .

[15]  Kah-Wee Ang,et al.  n-MOSFET With Silicon–Carbon Source/Drain for Enhancement of Carrier Transport , 2007, IEEE Transactions on Electron Devices.

[16]  Y. Yeo,et al.  The Role of Carbon and Dysprosium in Ni[Dy]Si:C Contacts for Schottky-Barrier Height Reduction and Application in N-Channel MOSFETs With Si:C Source/Drain Stressors , 2009, IEEE Transactions on Electron Devices.

[17]  Y. Yeo,et al.  Nickel-Aluminum Alloy Silicides with High Aluminum Content for Contact Resistance Reduction and Integration in n-Channel Field-Effect Transistors , 2008 .

[18]  C. Lavoie,et al.  Strained Si Channel MOSFETs with Embedded Silicon Carbon Formed by Solid Phase Epitaxy , 2007, 2007 IEEE Symposium on VLSI Technology.

[19]  Y. Yeo,et al.  Performance Enhancement in Uniaxial Strained Silicon-on-Insulator N-MOSFETs Featuring Silicon–Carbon Source/Drain Regions , 2007, IEEE Transactions on Electron Devices.

[20]  M. Ozturk,et al.  Nickel Germanosilicide contacts formed on heavily boron doped Si/sub 1-x/Ge/sub x/ source/drain junctions for nanoscale CMOS , 2005, IEEE Transactions on Electron Devices.

[21]  Y.H. Kim,et al.  Systematic study of work function engineering and scavenging effect using NiSi alloy FUSI metal gates with advanced gate stacks , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[22]  C. Hu,et al.  Complementary silicide source/drain thin-body MOSFETs for the 20 nm gate length regime , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[23]  Kah-Wee Ang,et al.  Strained ${\rm n}$-MOSFET With Embedded Source/Drain Stressors and Strain-Transfer Structure (STS) for Enhanced Transistor Performance , 2008, IEEE Transactions on Electron Devices.

[24]  Qing-Tai Zhao,et al.  Tuning of NiSi/Si Schottky barrier heights by sulfur segregation during Ni silicidation , 2005 .

[25]  Y. Yeo,et al.  Novel technique to engineer aluminum profile at nickel-silicide/Silicon:Carbon interface for contact resistance reduction, and integration in strained N-MOSFETs with silicon-carbon stressors , 2011, 2011 International Electron Devices Meeting.

[26]  Effect of substitutional carbon concentration on Schottky-barrier height of nickel silicide formed on epitaxial silicon-carbon films , 2009 .

[27]  H. Bender,et al.  Strain Enhanced nMOS Using In Situ Doped Embedded $\hbox{Si}_{1 - x}\hbox{C}_{x}$ S/D Stressors With up to 1.5% Substitutional Carbon Content Grown Using a Novel Deposition Process , 2008, IEEE Electron Device Letters.

[28]  R. Pretorius,et al.  A study of the NiSi to NiSi2 transition in the Ni-Si binary system , 1999 .

[29]  Kah-Wee Ang,et al.  Lattice strain analysis of transistor structures with silicon–germanium and silicon–carbon source∕drain stressors , 2005 .

[30]  Y. Yeo,et al.  Process-strained Si (PSS) CMOS technology featuring 3D strain engineering , 2003, IEEE International Electron Devices Meeting 2003.

[31]  Selenium Segregation for Lowering the Contact Resistance in Ultrathin-Body MOSFETs With Fully Metallized Source/Drain , 2009, IEEE Electron Device Letters.

[32]  S. Mantl,et al.  Segregation of ion implanted sulfur in Si(100) after annealing and nickel silicidation , 2007 .

[33]  G. Lo,et al.  Novel Nickel-Alloy Silicides for Source/Drain Contact Resistance Reduction in N-Channel Multiple-Gate Transistors with Sub-35nm Gate Length , 2006, 2006 International Electron Devices Meeting.

[34]  Shi-Li Zhang,et al.  Metal Silicides in CMOS Technology: Past, Present, and Future Trends , 2003 .

[35]  F. Hüe,et al.  Strain mapping of tensiley strained silicon transistors with embedded Si1−yCy source and drain by dark-field holography , 2009 .

[36]  Yee-Chia Yeo,et al.  Finite-element study of strain distribution in transistor with silicon–germanium source and drain regions , 2005 .

[37]  H. Iwai,et al.  Analysis of irregular increase in sheet resistance of Ni silicides on transition from NiSi to NiSi2 , 2008 .

[38]  Guo-Qiang Lo,et al.  N-channel FinFETs With 25-nm Gate Length and Schottky-Barrier Source and Drain Featuring Ytterbium Silicide , 2007, IEEE Electron Device Letters.

[39]  Contact Resistance Reduction Technology Using Aluminum Implant and Segregation for Strained p-FinFETs With Silicon–Germanium Source/Drain , 2010, IEEE Transactions on Electron Devices.

[40]  Y. Yeo,et al.  Schottky barrier height tuning of silicides on p-type Si (100) by aluminum implantation and pulsed excimer laser anneal , 2011 .

[41]  R. Chau,et al.  A 45nm Logic Technology with High-k+Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and 100% Pb-free Packaging , 2007, 2007 IEEE International Electron Devices Meeting.

[42]  Yee-Chia Yeo,et al.  Sulfur-Induced PtSi:C/Si:C Schottky Barrier Height Lowering for Realizing N-Channel FinFETs With Reduced External Resistance , 2009, IEEE Electron Device Letters.

[43]  M.C. Ozturk,et al.  Tuning of the Nickel Silicide Schottky Barrier Height on p-Type Silicon by Indium Implantation , 2009, IEEE Electron Device Letters.

[44]  W. Haensch,et al.  Sharp Reduction of Contact Resistivities by Effective Schottky Barrier Lowering With Silicides as Diffusion Sources , 2010, IEEE Electron Device Letters.

[45]  Yee-Chia Yeo,et al.  Enhancing CMOS transistor performance using lattice-mismatched materials in source/drain regions , 2006, 2006 International SiGe Technology and Device Meeting.

[46]  Strained n-Channel Field-Effect Transistors with Channel Proximate Silicon–Carbon Source/Drain Stressors for Performance Enhancement , 2010 .

[47]  R. Chau,et al.  A 90-nm logic technology featuring strained-silicon , 2004, IEEE Transactions on Electron Devices.