High-Average and Guaranteed Performance for Wireless Networks-on-Chip Architectures

Network on Chip (NoC) is the underlying communication platform for multi-core embedded systems. Wireless NoCs (WNoC) employ wired and wireless structures simultaneously to facilitate communication scenarios. In this paper, we propose an arbitration mechanism to guarantee the performance parameters for real-time traffic flows transferred in the wireless plane, while preserving high average performance for all the traffic flows in the wired or wireless sections of a wireless NoC. Different scenarios have been carefully selected and clear suggestions are provided using analytic performance models to effectively use a wireless NoC for real time application category. We have provided different examples to illustrate the effectiveness of the proposal.

[1]  Kees Goossens,et al.  AEthereal network on chip: concepts, architectures, and implementations , 2005, IEEE Design & Test of Computers.

[2]  Jason Cong,et al.  CMP network-on-chip overlaid with multi-band RF-interconnect , 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture.

[3]  Ali Ahmadinia,et al.  Performance and Energy Aware Inhomogeneous 3D Networks-on-Chip Architecture Generation , 2016, IEEE Transactions on Parallel and Distributed Systems.

[4]  Yi Wang,et al.  SD-MAC: Design and Synthesis of a Hardware-Efficient Collision-Free QoS-Aware MAC Protocol for Wireless Network-on-Chip , 2008, IEEE Transactions on Computers.

[5]  Lei Guo,et al.  Cross-Layer QoS-aware routing protocol for multi-radio multi-channel wireless mesh networks , 2012, 2012 IEEE 14th International Conference on Communication Technology.

[6]  Benny Sheinman,et al.  On-Chip Millimeter Wave Antennas and Transceivers , 2015, NOCS.

[7]  Christof Teuscher,et al.  Scalable Hybrid Wireless Network-on-Chip Architectures for Multicore Systems , 2011, IEEE Transactions on Computers.

[8]  Chifeng Wang,et al.  A Wireless Network-on-Chip Design for Multicore Platforms , 2011, 2011 19th International Euromicro Conference on Parallel, Distributed and Network-Based Processing.

[9]  Alan Burns,et al.  Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching , 2008, Second ACM/IEEE International Symposium on Networks-on-Chip (nocs 2008).

[10]  Hermann Kopetz,et al.  Distributed fault-tolerant real-time systems: the Mars approach , 1989, IEEE Micro.

[11]  Terrence Mak,et al.  Extending the performance of hybrid NoCs beyond the limitations of network heterogeneity , 2017 .

[12]  Amlan Ganguly,et al.  A Wireless Interconnection Framework for Seamless Inter and Intra-Chip Communication in Multichip Systems , 2017, IEEE Transactions on Computers.

[13]  Hermann Kopetz,et al.  Concepts of Switching in the Time-Triggered Network-on-Chip , 2008, 2008 14th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications.

[14]  Eduard Alarcón,et al.  On the Area and Energy Scalability of Wireless Network-on-Chip: A Model-Based Benchmarked Design Space Exploration , 2015, IEEE/ACM Transactions on Networking.

[15]  Partha Pratim Pande,et al.  Design of an Energy-Efficient CMOS-Compatible NoC Architecture with Millimeter-Wave Wireless Interconnects , 2013, IEEE Transactions on Computers.

[16]  Luca P. Carloni,et al.  Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors , 2008, IEEE Transactions on Computers.

[17]  Computing Accurate Performance Bounds for Best Effort Networks-on-Chip , 2013, IEEE Transactions on Computers.

[18]  Simon W. Moore,et al.  The design and implementation of a low-latency on-chip network , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[19]  Jürgen Becker,et al.  Tutorial 2A: 3D integration - challenges and advantages , 2016, 2016 29th IEEE International System-on-Chip Conference (SOCC).

[20]  Sujay Deb,et al.  Millimeter-wave planar log periodic antenna for on-chip wireless interconnects , 2014, The 8th European Conference on Antennas and Propagation (EuCAP 2014).

[21]  Eduard Alarcón,et al.  Scalability of Broadcast Performance in Wireless Network-on-Chip , 2016, IEEE Transactions on Parallel and Distributed Systems.

[22]  S. Kaya,et al.  Evaluation and performance analysis of energy efficient wireless NoC architecture , 2012, 2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS).

[23]  Mauricio Hanzich,et al.  Broadcast-Enabled Massive Multicore Architectures: A Wireless RF Approach , 2015, IEEE Micro.

[24]  Sujay Deb,et al.  Interference-Aware Wireless Network-on-Chip Architecture Using Directional Antennas , 2017, IEEE Transactions on Multi-Scale Computing Systems.

[25]  Partha Pratim Pande,et al.  Multicast-Aware High-Performance Wireless Network-on-Chip Architectures , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[26]  Anantha Chandrakasan,et al.  SMART: A single-cycle reconfigurable NoC for SoC applications , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).