Heterogeneous Integration of Epitaxial Ge on Si using AlAs/GaAs Buffer Architecture: Suitability for Low-power Fin Field-Effect Transistors
暂无分享,去创建一个
Yan Zhu | Mantu K. Hudait | Nikhil Jain | Patrick Goley | Michael Clavel | M. Hudait | P. Goley | Yan Zhu | N. Jain | M. Clavel | Patrick S. Goley
[1] A. Hikavyy,et al. Advancing CMOS beyond the Si roadmap with Ge and III/V devices , 2011, 2011 International Electron Devices Meeting.
[2] Charles Darwin,et al. Experiments , 1800, The Medical and physical journal.
[3] A. Muñoz,et al. Interdiffusion effects in the band offset modification by intralayer deposition at semiconductor homojunctions , 1993 .
[4] G. Dewey,et al. Tri-Gate Transistor Architecture with High-k Gate Dielectrics, Metal Gates and Strain Engineering , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..
[5] Baroni,et al. Microscopic capacitors and neutral interfaces in III-V/IV/III-V semiconductor heterostructures. , 1992, Physical review letters.
[6] Y. Nishi,et al. High-mobility ultrathin strained Ge MOSFETs on bulk and SOI with low band-to-band tunneling leakage: experiments , 2006, IEEE Transactions on Electron Devices.
[7] pMOSFET Performance Enhancement With Strained $ \hbox{Si}_{1 - x}\hbox{Ge}_{x}$ Channels , 2012, IEEE Transactions on Electron Devices.
[8] N. Taoka,et al. High-Mobility Ge pMOSFET With 1-nm EOT $\hbox{Al}_{2} \hbox{O}_{3}/\hbox{GeO}_{x}/\hbox{Ge}$ Gate Stack Fabricated by Plasma Post Oxidation , 2012, IEEE Transactions on Electron Devices.
[9] Yan Zhu,et al. Structural, morphological, and band alignment properties of GaAs/Ge/GaAs heterostructures on (100), (110), and (111)A GaAs substrates , 2013 .
[10] Donghyun Kim,et al. High-mobility low band-to-band-tunneling strained-Germanium double-gate heterostructure FETs: Simulations , 2006, IEEE Transactions on Electron Devices.
[11] T. C. Mcgill,et al. Band Offsets in Semiconductor Heterojunctions , 1992 .
[12] G. Dewey,et al. High mobility strained germanium quantum well field effect transistor as the p-channel device option for low power (Vcc = 0.5 V) III–V CMOS architecture , 2010, 2010 International Electron Devices Meeting.
[13] R. Loo,et al. Record ION/IOFF performance for 65nm Ge pMOSFET and novel Si passivation scheme for improved EOT scalability , 2008, 2008 IEEE International Electron Devices Meeting.
[14] G.E. Moore,et al. No exponential is forever: but "Forever" can be delayed! [semiconductor industry] , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[15] O. Faynot,et al. GeOI pMOSFETs Scaled Down to 30-nm Gate Length With Record Off-State Current , 2010, IEEE Electron Device Letters.
[16] E. A. Kraut,et al. Precise Determination of the Valence-Band Edge in X-Ray Photoemission Spectra: Application to Measurement of Semiconductor Interface Potentials , 1980 .
[17] Chris G. Van de Walle,et al. Universal alignment of hydrogen levels in semiconductors, insulators and solutions , 2003, Nature.
[18] J.L. Hoyt,et al. Thickness Dependence of Hole Mobility in Ultrathin SiGe-Channel p-MOSFETs , 2008, IEEE Transactions on Electron Devices.
[19] Alfonso Franciosi,et al. Heterojunction band offset engineering , 1996 .