A Low Active Leakage and High Reliability Phase Change Memory (PCM) Based Non-Volatile FPGA Storage Element

The high leakage current has been one of the critical issues in SRAM-based Field Programmable Gate Arrays (FPGAs). In recent works, resistive non-volatile memories (NVMs) have been utilized to tackle the issue with their superior energy efficiency and fast power-on speed. Phase Change Memory (PCM) is one of the most promising resistive NVMs with the advantages of low cost, high density and high resistance ratio. However, most of the reported PCM-based FPGAs have significant active leakage power and reliability issues. This paper presents a low active leakage power and high reliability PCM based non-volatile SRAM (nvSRAM). The low active leakage power and high reliability are achieved by biasing PCM cells at 0 V during FPGA operation. Compared to the state-of-the-art, the proposed nvSRAM based 4-input look up table (LUT) achieves 174 times reduction in active leakage power and 15000 times increase in retention time. In addition, the proposed nvSRAM-based FPGA system significantly accelerates the loading speed to less than 1 ns with 2.54 fJ/cell loading energy.

[1]  Qi Wang,et al.  A 20nm 1.8V 8Gb PRAM with 40MB/s program bandwidth , 2012, 2012 IEEE International Solid-State Circuits Conference.

[2]  P. Chow,et al.  The design of an SRAM-based field-programmable gate array. I. Architecture , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Yusuf Leblebici,et al.  Design Trade-offs in Ultra-Low-Power Digital Nanoscale CMOS , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Fabien Clermidy,et al.  Emerging memory technologies for reconfigurable routing in FPGA architecture , 2010, 2010 17th IEEE International Conference on Electronics, Circuits and Systems.

[5]  G. Reimbold,et al.  Carbon-doped GeTe: A promising material for Phase-Change Memories , 2011 .

[6]  A. Toffoli,et al.  Electrical Behavior of Phase-Change Memory Cells Based on GeTe , 2010, IEEE Electron Device Letters.

[7]  D. Ielmini,et al.  Reliability study of phase-change nonvolatile memories , 2004, IEEE Transactions on Device and Materials Reliability.

[8]  Scott C. Lewis,et al.  A 256-Mcell Phase-Change Memory Chip Operating at $2{+}$ Bit/Cell , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Scott Hauck,et al.  An Introduction to Reconfigurable Computing , 2000 .

[10]  Jung-Hoon Chun,et al.  Power-Efficient Fast Write and Hidden Refresh of ReRAM Using an ADC-Based Sense Amplifier , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  Scott Hauck,et al.  Reconfigurable computing: a survey of systems and software , 2002, CSUR.

[12]  H.-S. Philip Wong,et al.  Thermal disturbance and its impact on reliability of phase-change memory studied by the micro-thermal stage , 2010, 2010 IEEE International Reliability Physics Symposium.

[13]  Lionel Torres,et al.  New nonvolatile FPGA concept using magnetic tunneling junction , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).

[14]  David Blaauw,et al.  A 128kb high density portless SRAM using hierarchical bitlines and thyristor sense amplifiers , 2011, 2011 12th International Symposium on Quality Electronic Design.

[15]  Michael B. Henry,et al.  NEMS-Based Functional Unit Power-Gating: Design, Analysis, and Optimization , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  S. Lai,et al.  Current status of the phase change memory and its future , 2003, IEEE International Electron Devices Meeting 2003.

[17]  W. J. Wang,et al.  Breaking the Speed Limits of Phase-Change Memory , 2012, Science.

[18]  H. Hamann,et al.  Ultra-high-density phase-change storage and memory , 2006, Nature materials.

[19]  Eric Pop,et al.  Low-Power Switching of Phase-Change Materials with Carbon Nanotube Electrodes , 2011, Science.

[20]  Jonathan Rose,et al.  A detailed router for field-programmable gate arrays , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[21]  M. Lankhorst,et al.  Low-cost and nanoscale non-volatile memory concept for future silicon chips , 2005, Nature materials.

[22]  J. Paramesh,et al.  A non-volatile look-up table design using PCM (phase-change memory) cells , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[23]  G. De Micheli,et al.  Design and Architectural Assessment of 3-D Resistive Memory Technologies in FPGAs , 2013, IEEE Transactions on Nanotechnology.

[24]  Vijayalakshmi Srinivasan,et al.  Scalable high performance main memory system using phase-change memory technology , 2009, ISCA '09.

[25]  Wei Zhang,et al.  SRAM-Based NATURE: A Dynamically Reconfigurable FPGA Based on 10T Low-Power SRAMs , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[26]  Se-Ho Lee,et al.  Highly scalable non-volatile and ultra-low-power phase-change nanowire memory. , 2007, Nature nanotechnology.

[27]  Russell Tessier,et al.  FPGA Architecture: Survey and Challenges , 2008, Found. Trends Electron. Des. Autom..

[28]  Luan Tran,et al.  45nm low power CMOS logic compatible embedded STT MRAM utilizing a reverse-connection 1T/1MTJ cell , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[29]  Yuan Xie,et al.  3D-NonFAR: Three-dimensional non-volatile FPGA architecture using phase change memory , 2010, 2010 ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED).

[30]  Jae Hyuck Jang,et al.  Atomic structure of conducting nanofilaments in TiO2 resistive switching memory. , 2010, Nature nanotechnology.

[31]  Christophe Bobda,et al.  Introduction to Reconfigurable Computing , 2007 .

[32]  Yong Lian,et al.  A Low-Power Low-VDD Nonvolatile Latch Using Spin Transfer Torque MRAM , 2013, IEEE Transactions on Nanotechnology.

[33]  Frederick T. Chen,et al.  Highly scalable hafnium oxide memory with improvements of resistive distribution and read disturb immunity , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[34]  Yong Lian,et al.  Optimization Scheme to Minimize Reference Resistance Distribution of Spin-Transfer-Torque MRAM , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[35]  Jason Cong,et al.  mrFPGA: A novel FPGA architecture with memristor-based reconfiguration , 2011, 2011 IEEE/ACM International Symposium on Nanoscale Architectures.

[36]  G. Servalli,et al.  A 45nm generation Phase Change Memory technology , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).