Design of FIR Filter Using FCSD Representation

This paper presents design and implementation of a sixteen order efficient FIR filter for wireless communication system. In this work, factored canonical signed digit representation (FCSD) is used in order to reduce the design complexity as compared to canonical signed digit (CSD). We have replaced multiplication operation with add and shift method by representing coefficient in CSD and FCSD format for reducing the complexity of the system. FIR filter has been designed using an equiripple method in MATLAB and further synthesized on Spartan3E XC3S500E target FPGA device. Simulation results show that Symmetric FCSD based FIR filter offers 35.68% less number of slices as compared to the direct form filter structure and 8.355% less number of look up tables (LUT) as compared to CSD based filter.

[1]  Ming-Chih Chen,et al.  Low-Cost FIR Filter Designs Based on Faithfully Rounded Truncated Multiple Constant Multiplication/Accumulation , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  F Nekoei,et al.  Some schemes of realization digital FIR filters on FPGA for communication applications , 2010, 2010 20th International Crimean Conference "Microwave & Telecommunication Technology".

[3]  Sudeb Dasgupta,et al.  Design and Analysis of Analog Performance of Dual-k Spacer Underlap N/P-FinFET at 12 nm Gate Length , 2013, IEEE Transactions on Electron Devices.

[4]  Douglas L. Maskell.  Design of efficient multiplierless FIR filters , 2007, IET Circuits Devices Syst..

[5]  A. Prasad Vinod,et al.  A New Common Subexpression Elimination Algorithm for Realizing Low-Complexity Higher Order Digital Filters , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  A. Prasad Vinod,et al.  New Reconfigurable Architectures for Implementing FIR Filters With Low Complexity , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Jie Huang,et al.  Design and implementation of an optimized FIR filter for IF GPS signal simulator , 2010, 2010 Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia).

[8]  Stephen A. Dyer,et al.  Digital signal processing , 2018, 8th International Multitopic Conference, 2004. Proceedings of INMIC 2004..