Test Generation for VLSI Circuits from Testability Profile Distribution