Impact of Parallel Workloads on NoC Architecture Design

Due to the multi-core processors, the importance of parallel workloads has increased considerably. However, many-core chips demand new interconnection strategies, since traditional crossbars or buses, common for current multi-core processors, have problems related to wires and scalability. For this reason, Networks-on-Chip (NoCs) have been developed in order to support the performance and parallelism focused on several workloads. Although a Network-on-Chip is a good option, most designs consist of a large number of routers. These routers are responsible for forwarding packets, and consequently, for supporting message-passing workloads. In this context, the NoC performance is a problem. Therefore, the main goal of this paper is to evaluate the impact of well-known parallel workloads on NoC architecture design. In order to achieve high performance, the results point out to parallel workloads with small packets and cluster-based NoCs with circuit switching and adaptable topologies.

[1]  Ken Mai,et al.  The future of wires , 2001, Proc. IEEE.

[2]  Lucas Mello Schnorr,et al.  Performance Evaluation of NoC Architectures for Parallel Workloads , 2009, 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip.

[3]  Samuel Williams,et al.  The Landscape of Parallel Computing Research: A View from Berkeley , 2006 .

[4]  Timothy Mark Pinkston,et al.  A design methodology for efficient application-specific on-chip interconnects , 2006, IEEE Transactions on Parallel and Distributed Systems.

[5]  Luca Benini,et al.  NoC synthesis flow for customized domain specific multiprocessor systems-on-chip , 2005, IEEE Transactions on Parallel and Distributed Systems.

[6]  Lucas Mello Schnorr,et al.  3D approach to the visualization of parallel applications and Grid monitoring information , 2008, 2008 9th IEEE/ACM International Conference on Grid Computing.

[7]  Henrique C. Freitas,et al.  Design of programmable NoC router architecture on FPGA for multi-cluster NoCs , 2008 .

[8]  Fernando Gehm Moraes,et al.  Traffic Generation and Performance Evaluation for Mesh-based NoCs , 2005, 2005 18th Symposium on Integrated Circuits and Systems Design.

[9]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[10]  Altamiro Amadeu Susin,et al.  SoCIN: a parametric and scalable network-on-chip , 2003, 16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings..

[11]  Sudhakar Yalamanchili,et al.  Interconnection Networks , 2011, Encyclopedia of Parallel Computing.

[12]  Fernando Gustavo Tinetti,et al.  Computer Architecture: A Quantitative Approach J. L. Hennessy, D. A. Patterson Morgan Kaufman, 4th Edition, 2007 , 2008 .

[13]  Tobias Bjerregaard,et al.  A survey of research and practices of Network-on-chip , 2006, CSUR.

[14]  Seung Eun Lee,et al.  On Design and Analysis of a Feasible Network-on-Chip (NoC) Architecture , 2007, Fourth International Conference on Information Technology (ITNG'07).

[15]  Philippe Olivier Alexandre Navaux,et al.  NOC architecture design for multi-cluster chips , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[16]  Michael Frumkin,et al.  Implementation of NAS Parallel Benchmarks in High Performance Fortran , 2000 .

[17]  Dara Rahmati,et al.  A Markovian Performance Model for Networks-on-Chip , 2008, 16th Euromicro Conference on Parallel, Distributed and Network-Based Processing (PDP 2008).