Reduced Complexity Many-Core: Timing Predictability Due to Message-Passing

The Reduced Complexity Many-Core architecture (RC/MC) targets to simplify timing analysis by increasing the predictability of all components. Since shared memory interference is a major source of pessimism in many-core systems, fine-grained message passing between small cores with private memories is used instead of a global shared memory.

[1]  Pascal Sainrat,et al.  OTAWA: An Open Toolbox for Adaptive WCET Analysis , 2010, SEUS.

[2]  Sergei Gorlatch,et al.  Send-receive considered harmful: Myths and realities of message passing , 2004, TOPL.

[3]  Message Passing Interface Forum.  MPI: A message - passing interface standard , 1994 .

[5]  Theo Ungerer,et al.  Low power flitwise routing in an unidirectional torus with minimal buffering , 2012, NoCArc '12.

[6]  Theo Ungerer,et al.  Guaranteed Service Independent of the Task Placement in NoCs with Torus Topology , 2014, RTNS '14.

[7]  Theo Ungerer,et al.  Employing MPI Collectives for Timing Analysis on Embedded Multi-Cores , 2016, WCET.

[8]  Saurabh Dighe,et al.  The 48-core SCC Processor: the Programmer's View , 2010, 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis.

[9]  Dongrui Fan,et al.  Godson-T: An Efficient Many-Core Processor Exploring Thread-Level Parallelism , 2012, IEEE Micro.

[10]  Yunsup Lee,et al.  The RISC-V Instruction Set Manual , 2014 .

[11]  Theo Ungerer,et al.  WCTT bounds for MPI primitives in the PaterNoster NoC , 2016, SIGBED.

[12]  Andreas Olofsson.  Epiphany-V: A 1024 processor 64-bit RISC System-On-Chip , 2016, ArXiv.

[13]  Jan Reineke,et al.  Caches in WCET Analysis: Predictability - Competitiveness - Sensitivity , 2008 .

[14]  Benoît Dupont de Dinechin,et al.  A Distributed Run-Time Environment for the Kalray MPPA®-256 Integrated Manycore Processor , 2013, ICCS.

[15]  Francisco J. Cazorla,et al.  Merasa: Multicore Execution of Hard Real-Time Applications Supporting Analyzability , 2010, IEEE Micro.

[16]  Pascal Sainrat,et al.  WCET Analysis of a Parallel 3D Multigrid Solver Executed on the MERASA Multi-Core , 2010, WCET.

[17]  David Wentzlaff,et al.  Processor: A 64-Core SoC with Mesh Interconnect , 2010 .

[18]  Sandia Report,et al.  Toward a New Metric for Ranking High Performance Computing Systems , 2013 .

[19]  Yunsup Lee,et al.  A 45nm 1.3GHz 16.7 double-precision GFLOPS/W RISC-V processor with vector accelerators , 2014, ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC).

[20]  David H. Bailey,et al.  The Nas Parallel Benchmarks , 1991, Int. J. High Perform. Comput. Appl..

[21]  Benedikt Huber,et al.  T-CREST: Time-predictable multi-core architecture for embedded systems , 2015, J. Syst. Archit..

[22]  Jan Reineke,et al.  Memory Hierarchies, Pipelines, and Buses for Future Architectures in Time-Critical Embedded Systems , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[23]  Francisco J. Cazorla,et al.  Parallelizing Industrial Hard Real-Time Applications for the parMERASA Multicore , 2016, TECS.

[24]  Jakob Engblom,et al.  Requirements for and Design of a Processor with Predictable Timing , 2004, Design of Systems with Predictable Behaviour.

[25]  Kees G. W. Goossens,et al.  Virtual execution platforms for mixed-time-criticality systems: the CompSOC architecture and design flow , 2013, SIGBED.