Energy-aware morphable cache management for self-powered non-volatile processors

Wearable, implantable and Internet of Things devices are attracting increasing attention from both research and industry. Energy harvesting is a promising alternative of battery to power these embedded systems. However, the intrinsic instability of energy harvesting systems leads to potential frequent power interruptions. In order to survive the power failures, non-volatile processor (NVP) is proposed to back up volatile information before power depletion and recover the system status after power resumes. Non-volatile memory (NVM) is typically attached for cache and main memory backup. There are researches working on optimization of the backup, however, little of them involve multiple level cell (MLC) NVM. In this work, we first discuss the benefit of applying MLC NVM for cache backup, and then propose a three-stage energy-aware cache management strategy to improve the system performance and energy utilization while guaranteeing successful backups. Evaluation shows that the proposed scheme can achieve 16.7% energy reduction with comparative performance with the single level cell (SLC) based hybrid cache.

[1]  Yanxiang He,et al.  Compiler directed automatic stack trimming for efficient non-volatile processors , 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[2]  Yuan Xie,et al.  Redesigning software and systems for non-volatile processors on self-powered devices , 2016, 2016 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC).

[3]  Jun Wang,et al.  AOS: Adaptive overwrite scheme for energy-efficient MLC STT-RAM cache , 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[4]  Yiran Chen,et al.  On-chip caches built on multilevel spin-transfer torque RAM cells and its optimizations , 2013, JETC.

[5]  Weng-Fai Wong,et al.  Optimizing MLC-based STT-RAM caches by dynamic block size reconfiguration , 2014, 2014 IEEE 32nd International Conference on Computer Design (ICCD).

[6]  Somayeh Sardashti,et al.  The gem5 simulator , 2011, CARN.

[7]  Jun Yang,et al.  Constructing large and fast multi-level cell STT-MRAM based cache for embedded processors , 2012, DAC Design Automation Conference 2012.

[8]  Jingtong Hu,et al.  Checkpoint aware hybrid cache architecture for NV processor in energy harvesting powered systems , 2016, 2016 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).

[9]  Meng-Fan Chang,et al.  17.5 A 3T1R nonvolatile TCAM using MLC ReRAM with Sub-1ns search time , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[10]  Kenji Shiba,et al.  Design and Development of Low-Loss Transformer for Powering Small Implantable Medical Devices , 2010, IEEE Transactions on Biomedical Circuits and Systems.

[11]  Norman P. Jouppi,et al.  Understanding the trade-offs in multi-level cell ReRAM memory design , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[12]  Yen-Kuang Chen,et al.  Challenges and opportunities of internet of things , 2012, 17th Asia and South Pacific Design Automation Conference.

[13]  Bo Zhao,et al.  A 3us wake-up time nonvolatile processor based on ferroelectric flip-flops , 2012, 2012 Proceedings of the ESSCIRC (ESSCIRC).

[14]  Narayanan Vijaykrishnan,et al.  Architecture exploration for ambient energy harvesting nonvolatile processors , 2015, 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA).

[15]  Hugh P. McAdams,et al.  An 8MHz 75µA/MHz zero-leakage non-volatile logic-based Cortex-M0 MCU SoC exhibiting 100% digital state retention at VDD=0V with <400ns wakeup and sleep transitions , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[16]  Huazhong Yang,et al.  A compression-based area-efficient recovery architecture for nonvolatile processors , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[17]  Jingtong Hu,et al.  Software assisted non-volatile register reduction for energy harvesting based cyber-physical system , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[18]  Purushottam Kulkarni,et al.  Energy Harvesting Sensor Nodes: Survey and Implications , 2011, IEEE Communications Surveys & Tutorials.

[19]  Yu Wang,et al.  4.7 A 65nm ReRAM-enabled nonvolatile processor with 6× reduction in restore time and 4× higher clock frequency using adaptive data retention and self-write-termination nonvolatile logic , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[20]  Yiran Chen,et al.  Checkpoint-aware instruction scheduling for nonvolatile processor with multiple functional units , 2015, The 20th Asia and South Pacific Design Automation Conference.

[21]  Kevin Fu,et al.  Mementos: system support for long-running computation on RFID-scale devices , 2011, ASPLOS XVI.

[22]  Liang Shi,et al.  Wear Relief for High-Density Phase Change Memory Through Cell Morphing Considering Process Variation , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[23]  Huazhong Yang,et al.  A compare-and-write ferroelectric nonvolatile flip-flop for energy-harvesting applications , 2010, The 2010 International Conference on Green Circuits and Systems.

[24]  Jun Yang,et al.  Improving write operations in MLC phase change memory , 2012, IEEE International Symposium on High-Performance Comp Architecture.

[25]  Cong Xu,et al.  Building energy-efficient multi-level cell STT-MRAM based cache through dynamic data-resistance encoding , 2014, Fifteenth International Symposium on Quality Electronic Design.

[26]  Meng-Fan Chang,et al.  Ambient energy harvesting nonvolatile processors: From circuit to system , 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[27]  Naoki Kasai,et al.  Nonvolatile Magnetic Flip-Flop for Standby-Power-Free SoCs , 2009, IEEE J. Solid State Circuits.