Rearrangeability of multistage shuffle/exchange networks

Although a theoretical lower bound of (2 log/sub 2/N-1) stages for rearrangeability of a network with N=2/sup n/ inputs and outputs has been known, the sufficiency of (2 log/sub 2/N-1) stages has neither been proved nor disproved. The best known upper bound for rearrangeability is (3 log/sub 2/N-3) stages. It is proved that if (2 log/sub 2/R-1) shuffle/exchange stages are sufficient for rearrangeability of a network with R=2/sup r/ inputs and outputs, then for any N>R, (3 log/sub 2/N-(r+1)) stages are sufficient for a network with N inputs and outputs. This result is established by setting some of the middle stages of the network to realize a fixed permutation and showing the reduced network to be topologically equivalent to a member of the Benes class of rearrangeable networks. From the known result that five stages are sufficient for rearrangeability when N>or=8, an upper bound of (3 log/sub 2/N-4) is obtained. Any increase in the network size R for which the rearrangeability of (2 log/sub 2/R-1) stages can be shown results in corresponding improvements in the upper bound for all N>or=R. As a result of the one-to-one correspondence that exists between the switches in the reduced shuffle/exchange network and those in the Benes network, the former network can be controlled by the well-known looping algorithm. >

[1]  Douglas Stott Parker,et al.  Notes on Shuffle/Exchange-Type Switching Networks , 1980, IEEE Transactions on Computers.

[2]  Shing-Tsaan Huang,et al.  Finite State Model and Compatibility Theory: New Analysis Tools for Permutation Networks , 1986, IEEE Transactions on Computers.

[3]  V. Benes,et al.  Mathematical Theory of Connecting Networks and Telephone Traffic. , 1966 .

[4]  Frantisek Sovis,et al.  Uniform theory of the shuffle-exchange type permutation networks , 1983, ISCA '83.

[5]  David A. Padua,et al.  Interconnection Networks Using Shuffles , 1981, Computer.

[6]  Abraham Waksman,et al.  A Permutation Network , 1968, JACM.

[7]  D. C. Opferman,et al.  On a class of rearrangeable switching networks part I: Control algorithm , 1971 .

[8]  S. Andresen The Looping Algorithm Extended to Base 2tRearrangeable Switching Networks , 1977, IEEE Trans. Commun..

[9]  Howard Jay Siegel,et al.  The universality of various types of SIMD machine interconnection networks , 1977, ISCA '77.

[10]  Kenneth E. Batcher,et al.  Sorting networks and their applications , 1968, AFIPS Spring Joint Computing Conference.

[11]  Dhiraj K. Pradhan,et al.  A Uniform Representation of Single-and Multistage Interconnection Networks Used in SIMD Machines , 1980, IEEE Transactions on Computers.

[12]  Duncan H. Lawrie,et al.  Access and Alignment of Data in an Array Processor , 1975, IEEE Transactions on Computers.

[13]  Dharma P. Agrawal,et al.  Graph Theoretical Analysis and Design of Multistage Interconnection Networks , 1983, IEEE Transactions on Computers.

[14]  Harold S. Stone,et al.  Parallel Processing with the Perfect Shuffle , 1971, IEEE Transactions on Computers.

[15]  Cauligi S. Raghavendra,et al.  Rearrangeability of the Five-Stage Shuffle/Exchange Network for N = 8 , 1987, IEEE Trans. Commun..

[16]  Tse-Yun Feng,et al.  The Universality of the Shuffle-Exchange Network , 1981, IEEE Transactions on Computers.