On The Interaction of ESD, NBTI and HCI in 65nm Technology

A comprehensive study on the interaction between ESD, NBTI and HCI on silicide blocked (SBLK) PFET devices is presented for a state-of-the-art 65nm bulk technology. ESD behavior of thin and thick oxide devices are shown to have opposite channel length dependence. The study of NBTI-ESD interaction on thin oxides devices shows that non-destructive ESD pre-stressing worsens the NBTI degradation. On the other hand NBTI pre-stressed thick oxide devices show high on-resistance during ESD characterization. It is shown that in thin oxide long channel length devices at high temperature pure NBTI is the worst case degradation mode whereas in short channel length devices combined "HC-NBTI" degradation dominates. Furthermore, we observed that while a SBLK PFET is HC stressed at high temperature then NBTI also takes place simultaneously, resulting in "HC-NBTI" co-activation, which is found to be channel length dependent. Finally, we have shown that HC degradation is worse at high temperature than at room temperatures due to this NBTI co-activation.

[1]  M. Muhammad,et al.  PMOSFET-based ESD protection in 65nm bulk CMOS technology for improved external latchup robustness , 2005, 2005 Electrical Overstress/Electrostatic Discharge Symposium.

[2]  Tung-Yang Chen,et al.  Analysis on the dependence of layout parameters on ESD robustness of CMOS devices for manufacturing in deep-submicron CMOS process , 2003 .

[3]  D. Schroder,et al.  Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing , 2003 .

[4]  B. S. Doyle,et al.  Examination of oxide damage during high-current stress of n-MOS transistors , 1993 .

[5]  Amitava Chatterjee,et al.  Hot-electron reliability and ESD latent damage , 1988 .

[6]  S. Ramaswamy,et al.  Modeling MOS snapback and parasitic bipolar action for circuit-level ESD and high current simulations , 1996, Proceedings of International Reliability Physics Symposium.

[7]  G. Meneghesso,et al.  Electrostatic discharge effects in ultrathin gate oxide MOSFETs , 2006, IEEE Transactions on Device and Materials Reliability.

[8]  Guido Groeseneken,et al.  Influence of gate length on ESD-performance for deep sub micron CMOS technology , 1999, Electrical Overstress/Electrostatic Discharge Symposium Proceedings. 1999 (IEEE Cat. No.99TH8396).

[9]  Elyse Rosenbaum,et al.  Hot carrier induced degradation in deep submicron MOSFETs at 100 °C , 2000 .

[10]  J. Yugami,et al.  Two concerns about NBTI issue: gate dielectric scaling and increasing gate current , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[11]  T. Mogami,et al.  Bias temperature instability in scaled p/sup +/ polysilicon gate p-MOSFET's , 1999 .

[12]  Guido Groeseneken,et al.  Hot carrier degradation and ESD in submicrometer CMOS technologies: how do they interact? , 2001 .

[13]  M. Denais,et al.  Combined effect of NBTI and channel hot carrier effects in pMOSFETs , 2005, 2005 IEEE International Integrated Reliability Workshop.

[14]  Akram A. Salman,et al.  Characterization and investigation of the interaction between hot electron and electrostatic discharge stresses using NMOS devices in 0.13 /spl mu/m CMOS technology , 2001, 2001 IEEE International Reliability Physics Symposium Proceedings. 39th Annual (Cat. No.00CH37167).

[15]  B. Doyle,et al.  Impact of snapback-induced hole injection on gate oxide reliability of N-MOSFETs , 1990, IEEE Electron Device Letters.

[16]  M. Weybright,et al.  High performance and low power transistors integrated in 65nm bulk CMOS technology , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[17]  E. Crabbé,et al.  NBTI-channel hot carrier effects in PMOSFETs in advanced CMOS technologies , 1997, 1997 IEEE International Reliability Physics Symposium Proceedings. 35th Annual.