Performance Figures of D/A-Converters

Static accuracy parameters describe the DC-characteristic of the D/A-converter. In all cases the difference between the actual characteristic and the presumed ideal converter behavior is quantified. The static performance figures are mostly referred to the LSB-size of the converter, in some cases also to the full-scale range. In the following, we assume a D/A-converter with voltage output.

[1]  Bernhard E. Boser,et al.  The design of sigma-delta modulation analog-to-digital converters , 1988 .

[2]  Y. Akazawa,et al.  Jitter analysis of high-speed sampling systems , 1990 .

[3]  Kenneth R. Laker,et al.  Design of analog integrated circuits and systems , 1994 .

[4]  Rudy Van De Plassche.  Integrated analog-to-digital and digital-to-analog converters / Rudy Van De Plassche , 1994 .

[5]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .

[6]  K. Nguyen,et al.  A 113 dB SNR oversampling DAC with segmented noise-shaped scrambling , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[7]  A. Hajimiri,et al.  The Design of Low Noise Oscillators , 1999 .

[8]  Randall L. Geiger,et al.  Unambiguous characterization and specification of D/A converter performance , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).

[9]  J. Jacob Wikner.  Studies on CMOS Digital-to-Analog Converters , 2000 .

[10]  C. Sandner,et al.  A fully integrated analog frontend macro for cable modem applications in 0.18µm CMOS , 2001, Proceedings of the 27th European Solid-State Circuits Conference.

[11]  C. Sandner,et al.  Numerical modeling of PLL jitter and the impact of its non-white spectrum on the SNR of sampled signals , 2001, 2001 Southwest Symposium on Mixed-Signal Design (Cat. No.01EX475).

[12]  A. Mehrotra,et al.  Noise analysis of phase-locked loops , 2002 .

[13]  Andreas Wiesbauer,et al.  On the jitter requirements of the sampling clock for analog-to-digital converters , 2002 .

[14]  Andreas Wiesbauer,et al.  Modelling and optimization of low pass continuous-time sigma delta modulators for clock jitter noise reduction , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[15]  Gabor C. Temes,et al.  Understanding Delta-Sigma Data Converters , 2004 .

[16]  Martin Clara,et al.  Jitter Noise of Sampled Multitone Signals , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.