Fast Auto-Correction algorithm for Digital VLSI Circuits

Abstract Digital integrated circuits represent a driving force in the evolution of high-performance computing and communication required for the implementation of 5G technology. The architecturally demanding nature of scaling down to ever more compact device dimensions has resulted in an increase in logic gate densities up to billions per millimeter square. Given this evolving complexity, formal verification techniques in modern digital very-large-scale integration (VLSI) designs now face a tremendously challenging search space explosion problem. Despite advances in design debugging approaches utilizing CAD tools in order to provide clarified diagnostic descriptions of bug locations, there remains a significant lack of research efforts toward efficient automatic correction approaches following bug location detection. Here, we introduce an enhanced auto-correction algorithm for fixing logic bugs of type - gate replacement, extra and missing inverters. The primary endpoints of the enhanced algorithm are reductions of logic fixing time as well as size of the compulsory injected circuit for selection of optimal designs using SAT engines. Therefore, the proposed correction algorithm avoids the trade-off between high performance and full percentage of accuracy by gradually shrinking the search space without negatively impacting the quality of the rectified design. Our findings indicate that the proposed correction algorithm outperforms previously published tools in terms of average size of injected design to about 1.5x using ISCAS’85 and ISCAS’89 benchmarks. In addition, average speed of generation of rectified digital designs is increased to about 60.73x and 4x in comparison to two recent rectification mechanisms.

[1]  Alessandro Dal Palù,et al.  CUD@SAT: SAT solving on GPUs , 2015, J. Exp. Theor. Artif. Intell..

[2]  Joao Marques-Silva,et al.  Automated Design Debugging With Maximum Satisfiability , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Sean Safarpour,et al.  From RTL to silicon: The case for automated debug , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).

[4]  Andreas G. Veneris,et al.  Reviving erroneous stability-based clock-gating using partial Max-SAT , 2013, 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC).

[5]  Aziza I. Hussein,et al.  An Efficient SAT-Based Test Generation Algorithm with GPU Accelerator , 2018, J. Electron. Test..

[6]  Bijan Alizadeh,et al.  Incremental SAT-Based Accurate Auto-Correction of Sequential Circuits Through Automatic Test Pattern Generation , 2019, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Marco Benedetti,et al.  Robust QBF Encodings for Sequential Circuits with Applications to Verification, Debug, and Test , 2010, IEEE Transactions on Computers.

[8]  Aziza I. Hussein,et al.  Improved Automatic Correction for Digital VLSI Circuits , 2019, 2019 31st International Conference on Microelectronics (ICM).

[9]  Sean Safarpour,et al.  Automated Design Debugging With Abstraction and Refinement , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Andreas G. Veneris,et al.  Path-Directed Abstraction and Refinement for SAT-Based Design Debugging , 2013, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Zainalabedin Navabi,et al.  Automatic correction of certain design errors using mutation technique , 2014, 2014 19th IEEE European Test Symposium (ETS).

[12]  Hanafy M. Ali,et al.  An efficient computation of minimal correction subformulas for SAT-based ATPG of digital circuits , 2017, 2017 12th International Conference on Computer Engineering and Systems (ICCES).

[13]  Lamya G Ali,et al.  Parallelization of unit propagation algorithm for SAT-based ATPG of digital circuits , 2016, 2016 28th International Conference on Microelectronics (ICM).

[14]  Payman Behnam,et al.  In-Circuit Mutation-Based Automatic Correction of Certain Design Errors Using SAT Mechanisms , 2015, 2015 IEEE 24th Asian Test Symposium (ATS).

[15]  Masahiro Fujita,et al.  SAT-Based Automatic Rectification and Debugging of Combinational Circuits with LUT Insertions , 2012, 2012 IEEE 21st Asian Test Symposium.