Electrical and noise characterization of bottom-gated nanocrystalline silicon thin-film transistors

Bottom-gated n-channel thin-film transistors were fabricated on nanocrystalline silicon (nc-Si) layers, deposited at 230°C by plasma-enhanced chemical vapor deposition. The transfer characteristics were measured in devices with different channel dimensions, exhibiting front and back channel conduction. The change of the device parameters with channel dimensions is explained in terms of the trap density in the bulk of the nc-Si layer extracted from space charge limited current measurements in n+‐nc‐Si‐n+ structures and both front∕back interface traps determined from the slopes associated with the front and back channel conduction. The overall results suggest the existence of regions of high trap density at the back interface near the source and drain n+ contacts, whereas the reduction of the back channel conduction with decreasing the channel width can be attributed to the sidewall edge effect. The gate insulator trap concentration of 1.5×1019cm−3eV−1 was deduced from the noise data.

[1]  M. J. Powell,et al.  Dangling-bond defect state creation in microcrystalline silicon thin-film transistors , 2000 .

[2]  Herbert Keppner,et al.  Device grade microcrystalline silicon owing to reduced oxygen contamination , 1996 .

[3]  O. Marty,et al.  Density of states in hydrogenated microcrystalline silicon determined by space charge limited currents , 2002 .

[4]  Jean-Paul Kleider,et al.  Electrical Properties of Amorphous Silicon Transistors and MIS‐Devices: Comparative Study of Top Nitride and Bottom Nitride Configurations , 1993 .

[5]  Peyman Servati,et al.  Optimization of n+μc-Si:H contact layer for low leakage current in a-Si:H thin film transistors , 2000 .

[6]  M. Liang,et al.  Narrow width effects of bottom-gate polysilicon thin film transistors , 1998, IEEE Electron Device Letters.

[7]  J. Pritchard,et al.  The effect of surface states and fixed charge on the field effect conductance of amorphous silicon , 1983 .

[8]  P. Ko,et al.  The behavior of narrow-width SOI MOSFETs with MESA isolation , 2000 .

[9]  Jordi Andreu,et al.  Thin film transistors obtained by hot wire CVD , 2000 .

[10]  R. Mertens,et al.  Advances in low temperature processing of silicon nitride based dielectrics and their applications in surface passivation and integrated optical devices , 2000 .

[11]  M. Zoaeter,et al.  Static and low frequency noise characterization of surface- and buried-mode 0.1 mum P and N MOSFETs , 2002, Microelectron. Reliab..

[12]  Powell,et al.  Defect pool in amorphous-silicon thin-film transistors. , 1992, Physical review. B, Condensed matter.

[13]  Regis Vanderhaghen,et al.  Stable microcrystalline silicon thin-film transistors produced by the layer-by-layer technique , 1999 .

[14]  Peyman Servati,et al.  Modeling of the reverse characteristics of a-Si:H TFTs , 2002 .

[15]  M. Shur,et al.  Below threshold conduction in a‐Si:H thin film transistors with and without a silicon nitride passivating layer , 1996 .

[16]  Gerard Ghibaudo,et al.  Improved Analysis of Low Frequency Noise in Field‐Effect MOS Transistors , 1991 .

[17]  J. Kuo,et al.  Sidewall-related narrow channel effect in mesa-isolated fully-depleted ultra-thin SOI NMOS devices , 1995, IEEE Electron Device Letters.