Oxide Liner, Barrier and Seed Layers, and Cu-Plating of Blind Through Silicon Vias (TSVs) on 300mm Wafers for 3D IC Integration

In this study, key enabling technologies such as the oxide liner by the PECVD, the barrier and seed layers by the PVD, and Cu-plating of blind TSVs on 300mm wafers for 3D integration are investigated. Emphases are placed on the determination and optimization of the important parameters for each of the key enabling technologies. Also, leakage currents of the fabricated Cu-filled TSVs are measured. Furthermore cross sections and SEM of the fabricated TSVs are provided and examined.

[1]  S. Arkalgud,et al.  Magnetically-enhanced capacitively-coupled plasma etching for 300 mm wafer-scale fabrication of Cu through-silicon-vias for 3D logic integration , 2009, 2009 IEEE International Interconnect Technology Conference.

[2]  John H. Lau,et al.  TSV manufacturing yield and hidden costs for 3D IC integration , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[3]  P. Tzeng,et al.  Impact of slurry in Cu CMP (chemical mechanical polishing) on Cu topography of Through Silicon Vias (TSVs), re-distribution layers, and Cu exposure , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[4]  Siow Pin Tan,et al.  Integrated Liquid Cooling Systems for 3-D Stacked TSV Modules , 2010, IEEE Transactions on Components and Packaging Technologies.

[5]  C. Selvanayagam,et al.  Nonlinear Thermal Stress/Strain Analyses of Copper Filled TSV (Through Silicon Via) and Their Flip-Chip Microbumps , 2009, IEEE Transactions on Advanced Packaging.

[6]  Tony Wilby,et al.  3D IC Process integration challenges and solutions , 2008, International Interconnect Technology Conference.

[7]  K. Buchanan,et al.  Low temperature PECVD of dielectric films for TSV applications , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[8]  B. Xie,et al.  Novel sequential electro-chemical and thermo-mechanical simulation methodology for annular through-silicon-via (TSV) design , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[9]  J. Lau,et al.  Advanced MEMS Packaging , 2009 .

[10]  J. Cluzel,et al.  Investigation on TSV impact on 65nm CMOS devices and circuits , 2010, 2010 International Electron Devices Meeting.

[11]  C. H. Hsieh,et al.  A new enhancement layer to improve copper interconnect performance , 2010, 2010 IEEE International Interconnect Technology Conference.

[12]  Xiaowu Zhang,et al.  Development of 3-D Silicon Module With TSV for System in Packaging , 2010, IEEE Transactions on Components and Packaging Technologies.

[13]  John H. Lau,et al.  Effects of etch rate on scallop of through-silicon vias (TSVs) in 200mm and 300mm wafers , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[14]  R. Beica,et al.  Through silicon via copper electrodeposition for 3D integration , 2008, Electronic Components and Technology Conference.

[15]  Dorota Temple,et al.  Reliability testing of high aspect ratio through silicon vias fabricated with atomic layer deposition barrier, seed layer and direct plating and material properties characterization of electrografted insulator, barrier and seed layer for 3-D integration , 2010, 2010 IEEE International 3D Systems Integration Conference (3DIC).

[16]  Tai Chong Chai,et al.  Development of Large Die Fine-Pitch Cu/Low- $k$ FCBGA Package With Through Silicon via (TSV) Interposer , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.