Optimal voltage assignment approach for low power using ILP

In this paper, we proposed an optimal voltage assignment approach which determines the proper voltage for each gate in the gate level netlist using dual supply voltages. To the best of our knowledge, it is the first work to integrate the impact of the level shifters into the integer linear programming (ILP) formulations. The objective of the paper is to minimize the total power, including the gates and the level shifters, under the given delay constraints. For the gate level netlist, the voltage assignment approach, which determines the delay for gates and wires and the power for the gates and level shifters, is proposed. To reduce the runtime for the ILP constraints, we also propose the node-based concept to formulate the timing constraints. Finally, we optimally assign the voltages for all gates. The ILP formulations are solved by using the ILP solver (LINGO 10.0) and the experimental results with ISCAS circuits indicate the significant improvement on total power using the dual supply voltages.

[1]  Andreas Kuehlmann,et al.  Circuit-based preprocessing of ILP and its applications in leakage minimization and power estimation , 2004, IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings..

[2]  TingTing Hwang,et al.  Switching-activity driven gate sizing and Vth assignment for low power design , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[3]  Yici Cai,et al.  Power driven placement with layout aware supply voltage assignment for voltage island generation in dual-Vdd designs , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[4]  Yao-Wen Chang,et al.  An ILP algorithm for post-floorplanning voltage-island generation considering power-network planning , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.

[5]  Shih-Hsu Huang,et al.  Register binding for clock period minimization , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[6]  David G. Chinnery,et al.  Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization , 2003, ISLPED '03.

[7]  Yi-Jong Yeh,et al.  An optimization-based low-power voltage scaling technique using multiple supply voltages , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[8]  S. Hassan,et al.  An integer programming model with special forms for the optimum provision of needed manufactures with an application example , 2007 .

[9]  Anand Paul,et al.  Power minimization strategy in MOS transistors using quasi-floating-gate , 2003 .

[10]  K. Thyagarajan,et al.  Optimal V/sub th/ assignment and buffer insertion for simultaneous leakage and glitch minimization though integer linear programming (ILP) , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[11]  Dennis Sylvester,et al.  A new algorithm for improved VDD assignment in low power dual VDD systems , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).

[12]  Mark Horowitz,et al.  Clustered voltage scaling technique for low-power design , 1995, ISLPED '95.

[13]  Lan-Rong Dung,et al.  Algorithmic transformations and peak power constraint applied to multiple-voltage low-power VLSI signal processing , 2007 .