Binary Peak Power Multiplier and its Application to Linear Accelerator Design
暂无分享,去创建一个
This paper describes a new method of pulse compression, the binary power multiplier (BPM), a device which multiplies RF power in binary steps. It comprises one or more stages, each of which doubles the input power and halves the input pulse length. Practical designs are described and expressions for their compression efficiency are derived. The usefulness of pulse compression for accelerator design is illustrated and compared with the pulse compression system currently in use at the Stanford Linear Accelerator Center.
[1] W. Lawson,et al. A 30-MW Gyroklystron-Amplifier Design for High-Energy Linear Accelerators , 1985, IEEE Transactions on Plasma Science.
[2] S. Ecklund. The Status of SLC , 1985, IEEE Transactions on Nuclear Science.
[3] B. Richter. Very High Energy Colliders , 1985, IEEE Transactions on Nuclear Science.
[4] G. A. Loew,et al. SLED: A Method of Doubling SLAC's Energy , 1974 .
[5] R. Stiening. The status of the Stanford Linear Collider , 1987 .