Compensating Modeling Overlay Errors Using the Weighted Least-Squares Estimation
暂无分享,去创建一个
[1] D. Djurdjanovic,et al. Stochastic Control of Multilayer Overlay in Lithography Processes , 2011, IEEE Transactions on Semiconductor Manufacturing.
[2] Christopher A. Bode,et al. Run-to-run control and performance monitoring of overlay in semiconductor manufacturing , 2002 .
[3] R. Goldenberg,et al. Optimized overlay metrology marks: theory and experiment , 2004, IEEE Transactions on Semiconductor Manufacturing.
[4] Christopher A. Bode,et al. Run-to-run control and performance monitoring of overlay in semiconductor manufacturing , 2002 .
[5] P. Rai-Choudhury. Handbook of Microlithography, Micromachining, and Microfabrication, Volume 2: Micromachining and Microfabrication , 1997 .
[6] Han-Ku Cho,et al. Optimization of Sample Plan for Overlay and Alignment Accuracy Improvement , 1999 .
[7] Shinji Kuniyoshi,et al. Stepper stability improvement by a perfect self-calibration system , 1994, Advanced Lithography.
[8] James S. Lekas,et al. Overlay sample plan optimization for the detection of higher order contributions to misalignment , 1994 .
[9] Sathish Veeraraghavan,et al. Relationship between localized wafer shape changes induced by residual stress and overlay errors , 2012 .
[10] Chen-Fu Chien,et al. MODELING OVERLAY ERRORS AND SAMPLING STRATEGIES TO IMPROVE YIELD , 2001 .
[11] Neal Sullivan. Critical issues in overlay metrology , 2001 .
[12] C. Gould. Advanced process control: basic functionality requirements for lithography , 2001, 2001 IEEE/SEMI Advanced Semiconductor Manufacturing Conference (IEEE Cat. No.01CH37160).
[13] Sathish Veeraraghavan,et al. Predicting distortions and overlay errors due to wafer deformation during chucking on lithography scanners , 2009 .
[14] William H. Arnold. Image Placement Differences Between 1:1 Projection Aligners And 10:1 Reduction Wafer Steppers , 1983, Advanced Lithography.
[15] P. Rai-Choudhury. Handbook of Microlithography, Micromachining, and Microfabrication. Volume 1: Microlithography , 1997 .
[16] Chris Van Hoof,et al. Heterogeneous microtechnology – an area for smart designers , 2010 .
[17] Zone-Ching Lin,et al. Multiple linear regression analysis of the overlay accuracy model , 1999, ICMTS 1999.
[18] Kwang-Hyun Cho,et al. Run-to-run overlay control of steppers in semiconductor manufacturing systems based on history data analysis and neural network modeling , 2005 .
[19] Ryuhei Miyashiro,et al. Optimization of alignment in semiconductor lithography equipment , 2009 .
[20] D.S. Perloff. A four-point electrical measurement technique for characterizing mask superposition errors on semiconductor wafers , 1978, IEEE Journal of Solid-State Circuits.
[21] Tilo Strutz,et al. Data Fitting and Uncertainty: A practical introduction to weighted least squares and beyond , 2010 .
[22] M. A. van den Brink,et al. Matching Performance For Multiple Wafer Steppers Using An Advanced Metrology Procedure , 1988, Advanced Lithography.
[23] Don MacMillen,et al. Analysis Of Image Field Placement Deviations Of A 5x Microlithographic Reduction Lens , 1982, Advanced Lithography.
[24] Chen-Fu Chien,et al. A novel method for determining machine subgroups and backups with an empirical study for semiconductor manufacturing , 2006, J. Intell. Manuf..
[25] Shalabh,et al. Linear Models and Generalizations: Least Squares and Alternatives , 2007 .
[26] Les Kirkup,et al. An Introduction to Uncertainty in Measurement: Using the GUM (Guide to the Expression of Uncertainty in Measurement) , 2006 .
[27] Tom Batchelder. Simple Metal Lift-Off Process For 1 Micron Al/5% Cu Lines , 1981, Advanced Lithography.
[28] Chen-Fu Chien,et al. Design of a sampling strategy for measuring and compensating for overlay errors in semiconductor manufacturing , 2003 .
[29] Kwang-Hyun Cho,et al. Run-toRun Overlay Control of Steppers in Semiconductor Manufacturing Systems Based on History Data Analysis and Neural Network Modeling , 2005 .
[30] Harry J. Levinson,et al. Principles of Lithography , 2001 .
[31] Chen-Fu Chien,et al. UNISON analysis to model and reduce step-and-scan overlay errors for semiconductor manufacturing , 2011, J. Intell. Manuf..