Capacitive threshold logic: a designer perspective

In this paper the authors present the main aspects of the Capacitive Threshold Logic (CTL) implementation. Several unique design problems typical to CTL design are presented using a design perspective. We also address the CTL implementation of /spl delta/-bit serial binary addition, performing a qualitative analysis of different implementation dependent approaches.

[1]  Yusuf Leblebici,et al.  A capacitive threshold-logic gate , 1996, IEEE J. Solid State Circuits.

[2]  Yusuf Leblebici,et al.  A novel analog-digital flash converter architecture based on capacitive threshold gates , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[3]  S. D. Cotofana,et al.  Addition related arithmetic operations with threshold logic , 1998 .

[4]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[5]  Tadashi Shibata,et al.  A functional MOS transistor featuring gate-level weighted sum and threshold operations , 1992 .

[6]  Sorin Cotofana,et al.  A versatile threshold logic gate , 1998, 1998 International Semiconductor Conference. CAS'98 Proceedings (Cat. No.98TH8351).