28.3 A frequency-defined vernier digital-to-time converter for impulse radar systems in 65nm CMOS
暂无分享,去创建一个
[1] A. Inoue,et al. Time-to-digital converter with vernier delay mismatch compensation for high resolution on-die clock jitter measurement , 2008, 2008 IEEE Symposium on VLSI Circuits.
[2] Jen-Ming Wu,et al. A scalable direct-sampling broadband radar receiver supporting simultaneous digital multibeam array in 65nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[3] P. Dudek,et al. A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line , 2000, IEEE Journal of Solid-State Circuits.
[4] Shi-Yu Huang,et al. A UWB IR timed-array radar using time-shifted direct-sampling architecture , 2012, 2012 Symposium on VLSI Circuits (VLSIC).