An ultra-low power asynchronous quasi-delay-insensitive (QDI) sub-threshold memory with bit-interleaving and completion detection
暂无分享,去创建一个
[1] Kwen-Siong Chong,et al. A Low-Voltage Micropower Asynchronous Multiplier With Shift–Add Multiplication Approach , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.
[2] Anantha Chandrakasan,et al. Sub-threshold Design for Ultra Low-Power Systems , 2006, Series on Integrated Circuits and Systems.
[3] K. Roy,et al. A 160 mV Robust Schmitt Trigger Based Subthreshold SRAM , 2007, IEEE Journal of Solid-State Circuits.
[4] Bharadwaj Amrutur,et al. A replica technique for wordline and sense control in low-power SRAM's , 1998, IEEE J. Solid State Circuits.
[5] Y. Nakagome,et al. A 2.6-ns Wave-pipelined CMOS SRAM With Dual-sensing-latch , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.
[6] Chiu-Sing Choy,et al. A four-phase handshaking asynchronous static RAM design for self-timed systems , 1999, IEEE J. Solid State Circuits.
[7] C.H. Kim,et al. A 0.2 V, 480 kb Subthreshold SRAM With 1 k Cells Per Bitline for Ultra-Low-Voltage Computing , 2008, IEEE Journal of Solid-State Circuits.
[8] Kaushik Roy,et al. A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.
[9] A.P. Chandrakasan,et al. A 256-kb 65-nm Sub-threshold SRAM Design for Ultra-Low-Voltage Operation , 2007, IEEE Journal of Solid-State Circuits.
[10] Kwen-Siong Chong,et al. A 16-Channel Low-Power Nonuniform Spaced Filter Bank Core for Digital Hearing Aids , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.
[11] Y. Nakagome,et al. A 2.6-ns wave-pipelined CMOS SRAM with dual-sensing-latch circuits , 1994 .
[12] Masahiro Nomura,et al. A read-static-noise-margin-free SRAM cell for low-VDD and high-speed applications , 2006, IEEE Journal of Solid-State Circuits.
[13] Jens Sparsø,et al. Principles of Asynchronous Circuit Design , 2001 .
[14] Kwen-Siong Chong,et al. Energy-Efficient Synchronous-Logic and Asynchronous-Logic FFT/IFFT Processors , 2007, IEEE Journal of Solid-State Circuits.
[15] J. Maiz,et al. Characterization of multi-bit soft error events in advanced SRAMs , 2003, IEEE International Electron Devices Meeting 2003.
[16] K. Takeda,et al. A read-static-noise-margin-free SRAM cell for low-V/sub dd/ and high-speed applications , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..
[17] A.P. Chandrakasan,et al. A 256 kb 65 nm 8T Subthreshold SRAM Employing Sense-Amplifier Redundancy , 2008, IEEE Journal of Solid-State Circuits.