Fault tolerant adaptive XY routing for HPC mesh

With each nanometer technology, transistor size is shrinking and computation speed is increasing. Computation speed is bounded by the power consumption of cores and connecting network. So peak network power can not go beyond a certain limit since it starts aging due to thermal effect. Therefore, power optimization and fault handling become an important issue of on chip networks. In this paper we have addressed such issues via Homogeneous Parallel Concentrated (HPC) mesh topology and proposed an adaptive XY routing. It provides performance (in terms of throughput and latency) while having less power consumption and can handle up to 3 subnetwork failure by using adaptive fault tolerance routing. We have compared HPC mesh performance power and area with mesh topology and results show the effectiveness of this approach.

[1]  Leandro Soares Indrusiak,et al.  Fast transaction-level dynamic power consumption modelling in priority preemptive wormhole switching networks on chip , 2013, 2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS).

[2]  Masoud Daneshtalab,et al.  Exploring Adaptive Implementation of On-Chip Networks , 2011 .

[3]  Ge-Ming Chiu,et al.  A Fault-Tolerant Routing Scheme for Meshes with Nonconvex Faults , 2001, IEEE Trans. Parallel Distributed Syst..

[4]  Radu Marculescu,et al.  Stochastic Communication: A New Paradigm for Fault-Tolerant Networks-on-Chip , 2007, VLSI Design.

[5]  Mohamed A. Abd El-Ghany,et al.  High throughput architecture for high performance NoC , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[6]  Natalie D. Enright Jerger,et al.  On-Chip Networks , 2009, On-Chip Networks.

[7]  Axel Jantsch,et al.  Methods for fault tolerance in networks-on-chip , 2013, CSUR.

[8]  Pasi Liljeberg,et al.  Online Reconfigurable Self-Timed Links for Fault Tolerant NoC , 2007, VLSI Design.

[9]  Jesús Camacho Villanueva,et al.  HPC-Mesh: A Homogeneous Parallel Concentrated Mesh for Fault-Tolerance and Energy Savings , 2011, 2011 ACM/IEEE Seventh Symposium on Architectures for Networking and Communications Systems.

[10]  Paul Ampadu,et al.  Self-Adaptive System for Addressing Permanent Errors in On-Chip Interconnects , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.